This is functionally accurate, timing correct model of a cache that is loaded with the instruction and data for a ARM 11 processor.
Mirabilis Design © Copyright 2008, All Rights Reserved.