

#### **VISUALSIM TRAINING**

# Agenda- Part 5: Software and Networking Modeling

Software Modeling 578-586

Networking Modeling 587-609

Audio Video Bridging 610-621

TSN, Ethernet, Gateway 622-634

Integration 635-657

Version control- 658-664

Using Eclipse Debugger- 665-672

Use Cases 673-690



### Software Modeling



## Defining Software Functionality

- At a statistical-level, a delay value for each function is sufficient to trigger the traffic on the bus and the memory devices.
- At the hardware-level, an application-specific instruction allocation called instruction-mix table provides an extremely accurate representation of a software task.
- Annotate performance-intensive portions of the code and generate instruction trace during execution. This last technique is good to test the architecture behavior for a benchmark or set of benchmark. This is also good to evaluate how a piece of code will behave in a multicore environment.

## Mapping Behavior to Architecture

#### SystemResources

✓ Mappers have cycles/time being fed to SystemResources

- Build a hierarchical SystemResource for emulating RTOS + Processor
- Extend SystemResource\_Extend using the External\_Port
- Computed time used as service time in Timed/Shared Queue
  - Queue + Server to emulate any processing resource
- Architecture Library
  - ✓ Use SoftwareMapper, Script or Input Port to trigger processing in hardware
  - Create hardware platform using Hardware blocks
- Using Script

Script has a Timed\_Queue and wait for delays, Queue for action and Scheduler call

## Modeling Abstraction- Software-Level

- Instruction Set Simulator provides the user the ability to load the Operating System and execute the compiled code. This is a good solution for early software debugging. But it is not a good solution while experimenting new architectures such as a new bus topology, different memory hierarchy, or processor clock speed sizing.
- At the hardware-level, an application-specific instruction allocation called instruction-mix table provides an extremely accurate representation of a software task.
- The application-specific instruction allocation technique is the most versatile and can be used for software testing, hardware verification and architecture optimization.
- Using instruction-mix table method of software emulation, the designer can view the depth of the pipeline identify the cause of a stall, power management algorithm impact, memory hierarchy operation, performance slowdown of load/store requests, and cache coherency algorithm quality. The simulation reports provide significant visibility into the architecture operation and allow for great optimization of the system throughput.



### Instruction Mix Table

- Each software task or thread has a number of instructions and percentage of different types of instructions.
- In the case of My\_Task\_1, we have 10% of integer, 48% floating point, 10% logical, 7% load-store, and 25% brand instructions.
- This table is fed into a software generator block that generates the instruction sequence based on an intelligent algorithm.
- This sequence is used for the hardware testing, thus providing a more realistic test of the platform architecture.
- One can modify the task instruction mix and study the impact on your architecture by simply modifying the percentage table.

A Task Name	Num Instr	Type	Pct	Type	Pct	Type	Pct	Type	Pct	Type	Pct	*/
My_Task_1	500 500		10	FP	48 28	LOG LOG	10	10 10	7	BRCH BRCH	25	2
My_Task_2 My_Task_3	500	INT	10	FP	48	LOG	10	10	7	BRCH	25	;

#### Instruction Mix Table for a Software Task

## 

## Modeling Software Blocks

Delays through the hardware platform

UML or Flow Chart model of the software with profiles

Generate instruction sequence

• Synthetic or profile-driven

Link code execution with hardware model execution

### Modeling Results

- Software Tasks per Second (Min, Mean, StDev, Max)
- Software Deadlines Exceeded per Second (Min, Mean, StDev, Max)
- System Response Time vs. (Simulation Time, Histogram)
- System Throughput vs. (Simulation Time, Histogram)
- Hardware Efficiency (Utilization Summary)

#### Software-based engineering discipline which involves

- Modeling a system
- Simulating and visualizing its behavior under real-world operating conditions
- Refining its design through an iterative process

#### To be truly effective, it must include

- Task graph analysis
- Mapping of behavior to architecture
- Extremely accurate representation of a software task
- Generating timing, power and behavior correctness

#### 

### Solutions

Current solution

- Software is defined as a task graph, traffic, trace file and profile-based task generator
- Execute software on a device, FPGA or emulator

New solution

• Using GEM5 to create a architectural prototype




### Network Modeling

#### Overview of the Network Block Library

- Used to tune the parameters of a computer network, design the topology, develop new protocols and evaluate the application of a protocol for an application
- Library provides the infrastructure to handle the routing, Ethernet layer, fragmentation, retransmission, protocol delays and network delays
- Library also offers the user the ability construct custom protocols of a particular layer of the protocol and use the infrastructure to emulate the others
- Links can be connected or connection-less
- Multiple routing tables can exist in a single model

#### Network Library Location



## Fields Necessary for Network blocks

- Task\_Source : Source
- Task\_Destination : Destination
- Task\_Size : Data Size

• Task\_Trace

- Task\_Layer : Overhead Size
- Task\_Hop : Next Node or if going up/down, it lists this as Up.
- Task\_Number : Unique number over the whole model
  - : Array of all the Nodes that this transaction goes through

"Task\_Class" DataStructure consists of the fields necessary for networking



### Routing Table

- Provides information for the network
  - Routing\_Algorithm, Routing\_Algorithm\_Cost Routing\_Latencies, or Routing\_Configuration
- Must be instantiated with Database

Routing_	Та	bl	е
----------	----	----	---



Edit parameters for Ro	_		×	
Block_Documentation:	Enter User Documentation Here			
Routing_Table:	"Routing_Table"			
Routing_Table_File:			Browse	
Propagation_Constant_C:	1.0			
Message_Names:	{"Retry", "Request", "Acknowledge"}			
Message_Bytes:	{16, 16, 16}			
NODEs_in_Model:				
Routing_Algorithm:	Dijkstra			$\sim$
Routing_Algorithm_Cost:	Number_of_Hops			$\sim$
Routing_Latencies:	Length is zero			$\sim$

Add

## Routing\_Table Block Parameters

- Routing\_Table\_Name: Routing table name must be unique
- Propagation\_Constant\_C: This is a multiple of C where C is the speed of light. This is used for computing the link delay based on Distance/(Propagation\_Constant\_C\*C)
- Routing\_Algorithm: The default routing algorithm is the Dykstra algorithm. User defined (i.e., custom) algorithms can be used as well.
- Routing\_Algorithm\_Cost: The type of cost function used in the determination of path
- Routing\_Latencies: Must be renamed to Distance Units

#### 

#### Database

- Routing Table is defined
- Must have the same name as that of the Routing Table Block

Edit parameters for Da	atabase —	· 🗆
		_
Plack Decumentation 1	*.xml, *.csv files abs or rel (./) path	
	*.csv real columns set to number	
	Input_Fields == Lookup_Fields (num, type)	
	Output_Expr: match, match_last, match_all match_all.field not allowed	
Linking_Name:	"RT"	
fileOrURL:		Brow
Data_Structure_Text: 📝	/* Text Template or File Path.	1
	First row contains Field Names. */ ID Source_Node Destination_Node Distance Speed_Mbps ;	
	0 Node_1 Node_2 10.0 100.0 ;	
	1 Node_2 Gateway_3 10.0 100.0 ;	
	2 Gateway_6 Node_1 10.0 100.0 ;	
Input_Fields:	"Source_Node"	
Lookup_Fields:	"Source_Node"	
Output_Expression:	"output = match" /* FORMAT output = match.fieldb */	
Mode:	Read	

## 

### NODE Block

- Defines a basic Node within a large network
- Finds the next hop in the network using Routing Table
- Can operate in Two modes
  - Connected Routing Table Mode
  - Connectionless Routing Table Mode
- Used Network Message field to identify Retry and Drop
- Two delays-
  - Data Transfer on the link (Task\_Size/Bandwidth)
  - Propagation Delay (Distance/(Speed of Light \* Propagation Constant)



Edit parameters for N	ODE	_		Х
Block_Documentation: 🚺	Enter User Documentation Here			
Node_Name: Routing_Table_Name:	"Node_Name" "Routing_Table_Name"			_
Commit	Add Remove Restore Defaults Preferences Help		Cancel	

#### Operation

- The data can arrive at the Node from the Layer or from another node.
- When it arrives from another node, it checks the Network\_Message == Retry or Drop\_Packet. In that
  case, it checks whether the current node is the Source. If so, it sends it directly to the Layers. If it is not
  the Source, it sends out to the next Hop. It does not send it to the Layers.
- If the Node cannot find the Next Hop to the Destination, it sends the packet back to the Source Node.
- If it comes from the Layers and a path exists, it updates Task\_Hop and then sends it to the next Node.
- If it came from another Node, it sends it to the Layer.
- If this is the Destination, it immediately sends it to the Layer.



#### Node Block Parameters

- Node Name: Name of this block. Required field and must be unique
- Routing Table Name: Name of the associated routing table

#### **NODE-** Statistics

- Generated using
  - ✓ RegEX
  - ✓ NODE master
- getBlockStatus("RT", "stats", 0) -> Returns subnet statistics for routing table domain

getBlockStatus("RT", "stats", 1) -> Returns routing table for routing table domain

getBlockStatus("RT", "stats", -1) ->Resets the routing table statistics

getRoutingTableHop("RT","Node\_1","Node\_2") -> Returns the next node hop, if there is no hop, then this RegEx will return "none"


#### MIRABI IS des

#### **NODE** Master

• Used to manipulate the operation of a network from a central location

✓ Add Link

- ✓ Remove Link
- ✓ Recompute the Routing table
- Generates Statistics and current Routing table



						Edit parameters for N	NODE_Master			-	- 🗆	×
						Block_Documentation: 🚺	Enter User Documentatio	n Here				
DISPLAY AT TIME		0.10 ns										
Source,	Destination,	Hop,	Cost,	Meters,	Mbps							
"Gateway_6",	"Node_1",	"Node_1",	1.0E-10,	10.0,	1.0E8	Routing_Table_Name: Link_Src_Des_Dist_BW:	"Routing_Table_Name"					
"Node_1",	"Node_2",	"Node_2",	1.0E-10,	10.0,	1.0E8	Dynamic_Routing:	"Src_Fld, Des_Fld, BW_Fld, Dis_F New_Routing_Table	d				~
"Node_2",	"Gateway_3",	"Gateway_3",	1.0E-10,	10.0,	1.0E8	Commit	Add Remove	Restore Defaults	Preferences	Help	Canc	cel



#### Node Master Block Parameters


- Routing Table Name: Name of the associated routing table
- Link\_Src\_dest\_Dist\_BW: Specifies where the block will get the link information
- Dynamic Routing: Specifies whether to add or remove a network link, or create a new routing table



### Layer Table

#### • Defines the characteristics of Protocol Layer

- ✓ Fragmentation
- ✓ Latency
- ✓ Queueing



Edit parameters for Layer	_		$\times$	
Block_Documentation:	Enter User Documentation Here			
Layer_Table_Name:	"Layer_Table_Name"			-
Layer_Number:	1			
Layer_MBytes_Sec:	10.0			
Layer_Frame_Size_Bytes:	128			
Layer_Header_Trailer_Bytes:	16			
Layer_Queue_Size_Frames:	64			
Layer_Retry_Probability:	0.01			
Up_Retransmissions:	8			
Up_Internal_Delay:	1.0			
Dn_Internal_Delay:	1.0			
Layer_Configuration:	Internal_Delay			$\sim$
Commit A	dd Remove Restore Defaults Preferences Help		Cancel	




### Layer Table Parameters

- Layer Table Name: Name of Layer, such as MAC (name must be unique)
- Layer Number: Number corresponding to layer, 1 through 7 valid entries. Used internally be retry mechanism.
- Layer MBytes\_Sec: Speed. This is the layer throughput in the upward or downward direction in MBytes per second
- Layer\_Frame\_Size\_Bytes: This is maximum frame size that can be transmitted in the upward or downward direction
- Layer\_Header\_Trailer\_Bytes: Header/Trailer Bytes for Layer\_Frame\_Size\_Bytes
- Layer\_Queue\_Size\_Frames: Queue length of upward or downward flow. This length equates to sessions.



#### Layer Protocol

- Used to define each layer of Network Protocol stack
- Each Layer\_Protocol must reference one Layer\_Table block
- A layer block can add/remove the necessary overhead bytes for header and trailers, delay the block for the processing time, queue, force a retry, and add custom logic and timing
- Two delays
  - ✓ Data Transfer delay
  - Processing Delay (internal or external)




Edit parameters for L	ayer_Protocol2	_		Х
Block_Documentation: D	Enter User Documentation Here			
Layer_Name: Node_Name: Layer_Table_Name:	"Layer_Name" "Node_Name" "Layer_Table_Name"			
Commit	Add Remove Restore Defaults Preferences Help		Cancel	



## External processing

- Layer Configuration parameter must be set to External Delay in Layer Table
- Sends the data structure to the ports called 'up\_ext\_output' (going up the stack) and 'dn\_ext\_output' (going down the stack) to implement the external delay
- External process must be terminated with a Layer\_Complete block, which returns the packet to the Layer\_Protocol block to resume either up or down the layer stack
- Internal Delays are ignored





#### Statistics for Layer Protocol

- getBlockStatus("MAC\_1","Any Value", "stats", 1,"Any Integer") stats
- getBlockStatus("MAC\_1","Any Value", "stats", -1,"Any Integer") reset stats
- getBlockStatus("MAC\_1","Any Value", "length", 1,Any Integer) up queue length
- getBlockStatus("MAC\_1","Any Value", "length", 2,Any Integer) –down queue length

DISPLAY AT TIME {A\_Laver A\_Laver\_Table BL0CK DELTA DS\_NAME Dn\_MBps Dn Max Delav Dn\_Max\_Occupancy Dn\_Mean\_Delav Dn\_Mean\_Occupancy Dn\_Min\_Delay Dn\_Min\_Occupancy Dn Number Entered Dn\_Number\_Exited Dn\_StDev\_Delay Dn\_StDev\_Occupancy Dn Utilization ID INDEX TIME Up\_MBps Up\_Max\_Delay Up\_Max\_0ccupancy Up\_Mean\_Delay Up\_Mean\_Occupancy Up\_Min\_Delay Up\_Min\_Occupancy Up\_Number\_Entered Up\_Number\_Exited Up\_StDev\_Delay Up\_StDev\_Occupancv Up\_Utilization

----- 4999.9999999999 sec


- = "IP2",
- = "LT2",
- = "Layer\_IP2",
- = 0.0,
- = "Layer\_Stats",
- = 0.5200006032,
- = 1.00000116,
- = 1.0,
- = 1.00000116,
- = 0.5,
- = 1.00000116,
- = 0.0,
- = 26,
- = 26,
- = 0.0, = 0.5,
- = 0.5,
- = 0.520006032,
- = 1,
- = 0,
- = 4999.9999999999,
- = 0.52000052,
- = 1.000001,
- = 1.0,
- = 1.000001,
- = 0.5,
- = 1.000001,
- = 0.0,
- = 26,
- = 26,
- = 0.0,
- = 0.5,
- = 0.52000052}

#### Multicast

- Simulates Internet Multicast Protocol. Performs Multicast and Broadcast
- Spanning Tree algorithm for routing of packets
- The Signal that has to be multicasted must have the Network\_Message field with the name of the multicast


```
Network_Message = "Multicast_1"
```

 Configurations for Multicast must be done in Variable List Block






#### Networking Nodes






#### Connected and Connectionless Nodes






#### Network Node Layers






### Network Node Layers (continued)





#### Network Node Layers (continued)






## Routing Algorithms

Shortest Path First -- Dijkstra Algorithm

• Static Routing





### Networking Library Audio Video Bridging



## Audio Video Bridging Library

- Library of components that emulates the AVB operation at the Talker, Bridge and Listener locations
- Works in conjunction with the existing Networking library
- Provides traffic generator, protocol additions, and statistics reporters
- Tested to meet the specification and experimental data
- Easily extendable for future enhancements



# Audio-Video Bridging- Standards Supported


- IEEE 802.1AS: Timing and Synchronization for Time-Sensitive Applications (gPTP),
- IEEE 802.1Qat: Stream Reservation Protocol (SRP),
- IEEE 802.1Qav: Forwarding and Queuing for Time-Sensitive Streams (FQTSS), and
- IEEE 802.1BA: Audio Video Bridging Systems



## AVB Library Usage

- Assemble a complete end-to-end automotive applications with multiple sub-systems, ECU hardware, cameras and other devices connected via AVB over Ethernet
  - Determine the network and the hardware configurations required to meet the latency, throughput and power requirements
- Assemble a network of recording equipment, displays, projectors and other audio/video equipment in a professional studio or concert hall.
  - Configure the network architecture to ensure low-latency and synchronized streaming operation

#### **AVB** Library




# Using AVB Blocks- Rules to be Followed

- All rules of the Network Node blocks apply here
- AVB\_Config\_Tables and AVB\_Setup are required blocks for all AVB Models
- AVB\_Config\_Table contains the Routing\_Table block and the Link\_Setup blocks. One set is sufficient
- If using Ethernet\_Traffic block to generate Ethernet traffic, then the Traffic Table is sufficient. The Stream block is not required.
- Each Ethernet\_Traffic block must have a unique Traffic table
- Each AVB stream must have a unique ID in the stream table.
- If using AVB streams, then all the blocks in the AVB\_Config\_Table are required.
- Bandwidth assigned to all Type classes on a link should not exceed link bandwidth
- All links at a bridge have the same bandwidth assignment for the Type classes




Required Blocks to configure the network, bandwidth allocation. AVB attributes and traffic

# AVB Library Example



#### AVB Flow Diagram-Stream Reservation MIRABILIS Procedure

desi



# Ethernet Traffic Shaping Algorithm

- Uses Leaky Bucket for AVB streams
- Bandwidth is for a fixed time period of 100 frames of 1500 bytes each
- Bandwidth credit assigned to each Type as a percentage of this period
- Each successful AVB stream is assigned bandwidth as a percentage of the Type bandwidth
- After the end of this period, bandwidth credit reset for all the types

# Ethernet and AVB- Traffic Shaping

- Requires the Stream, Type\_to\_BW and Class\_to\_Type tables
- Priority is higher for the higher number
- Queue for each Type
- Unassigned bandwidth kept in Type 8
- Period duration for ensuring bandwidth is 100 frames of 1500 bytes or 150,000 bytes transfer time
  - For a 100 Mbps, this is 12ms and for 1Gbps it is 1.2 ms
- Bandwidth allocated is reset at the end of the period.

# AVB and Ethernet- Traffic Shaping Algorithm

• Starts with the highest Type with assigned bandwidth

• If bandwidth is available, a packet will be transmitted, even if the credit goes to negative

- If Packet Available, packet selection
  - ✓ If Class A or B, then one of the AVB streams in the queue is sent out first
  - ✓ If there is no AVB or it is not a Class A or B, then the head of the queue for that type is sent out
- If packet not available
  - The scheduler does a best effort
  - ✓ First it searches for a Class A and then a Class B AVB packet
  - ✓ If no AVB is available, it goes through from 7 to 0
  - ✓ To ensure fairness, the next time, the sequence will start from 6-0,7 and so on
  - Credit is not decremented in this case
- When packet is sent out, the scheduler moves to the next lower Type
- When Type 0 is complete, the scheduler goes to Type 8. This goes Type 7 to 0. The next time, the Scheduler starts from next lower one.

MIRAR

• When all credit has expired, the credit are reset for all the Types

# Stream Reservation checks and Failure

- AVB allocated bandwidth exceeds the threshold for the Class = 1
- Worst case Execution Time (WCET) is greater than 2ms for Class A and 50 ms for Class B = 2
- Next Bridge has a different type for the Class A or B = 3
- Optional check where the listener has not buffer capacity = 4 (Currently not used)
- Maximum number of Hops Exceeds 7 = 5

# AVB\_Config\_Tables


- Link Setup- Associated with the Node and Routing activities
- Routing Table- Required for Routing between Network Nodes
- Traffic Table- Requires one per Traffic block in the model
- Stream- Required if AVB stream exists in the model
- Type\_to\_BW- Bandwidth allocation by type for Nodes and Bridges
- Class\_to\_Type- Class A and B assignment to a Type for Nodes and Bridges



Networking Library TSN, Gateway, Ethernet Semiconductor Device




# Automotive Network containing TSN Switch, Gateway and CAN Buses




#### Standards supported Automotive library

TSN	Bus standards
IEEE 802.1Qbv IEEE 802.1Qbu IEEE 802.3br IEEE 802.1Qca IEEE 802.1Qcc IEEE 802.1QCB IEEE 802.1QCB IEEE 802.1Qch IEEE 802.1AS	<ul> <li>CAN A and CAN B</li> <li>Data Frame</li> <li>Remote Frame</li> <li>Overload Frame</li> <li>Error Frame</li> <li>BusOff</li> <li>Manual/Automatic Restart</li> <li>Power Calculation</li> <li>Filtering</li> <li>Fast Data rate</li> </ul>


#### **TSN Stats Generated**



### Evaluation of an Error in the TSN Scheduler




#### CAN Bus



- Full Library
- UserLibrary




#### Ethernet Switch – Semi abstract








## Block Diagram






#### VisualSim Model






#### Gateway






### VisualSim Gateway Overview






### TSN compliant Ether switch design



#### VisualSim Model





### Integration



## Hardware in the loop - Goals


•Create a test case where synthetic traffic generated from VisualSim Environment is sent to the external Hardware and use the response from the external hardware as input to the VisualSim environment.

•Two modes of operation:


- Once we press a dedicated button on FPGA, constant SRAM values are read out
- Otherwise, a normal Read operation is done

•Plots for Read and Write throughput as well as for the data value

## Block Diagram



# Block diagram realized in VisualSim



# Integration with GEM5



## Purposes of the Integration

#### **GEM5** users

• Extend research to cycle-models of the processor, cache, bus and memory

#### VisualSim users

• Test processor models with instruction sequence from real code execution

#### VisualSim provides

 Fully tested and commercially supported models of processor cores, cache, buses and memories

# What is GEM5

Provides instruction set simulators for ARM, RISC-V, GPU, Power and x86

- Load Linux/Windows/Android and execute the compiled software code.
- Verify the correctness of code behavior on the target instruction set, not on a specific core

Simple branch predictor provided, not match vendor implementation

Unlike Fast models, GEM5 has an experimental platform with templates for caches, buses, memory and branch prediction

• User can customize the processor and peripherals to create proprietary version

Does not provide a specific processor core implementation

• Code execution is identical for ARM v8.1A in ARM Cortex A53, A72, A76 and A78

Common usage

- Academic research and teaching purposes
- Software development
- Creating customized research platform

## Advantages & Disadvantages with GEM5

#### Advantages

- Large user community
- Support for ISS from ARM v8, Power, x86, RISC-V and GPU(AMD)

Disadvantage

- Lack of support
- Accuracy has not been tested

# VisualSim with GEM5

#### Goal

- Execute software code on an emulated hardware system
- Test the software against the full system
- Current focus is performance and power of the full system
- Future focus is correctness of action
- Triggered the right device or sent data to the right interface

# VisualSim-GEM5 Integration

#### Two modes of operation

Mode 1: GEM5 Wrapper

- Generate batches of requests to cache and memory
- GEM5 executes the code and wrapper feeds the addresses to VisualSim model

Mode 2: Trace File

- GEM5 writes the list of instructions and addresses to a file
- VisualSim reads the file using TrafficReader and provides this as input to the VisualSim Processor block

### Mode 1: Wrapper




Fig. 2. An overview of gem5 and VisualSim integration

### VisualSim GEM5 Wrapper Parameters

		Edit parameters for Gem5Wrapper						
		Block_Documentation: 🗊 Enter User Documentation Here						
Gem5Wrapper	<b>Sem5Wrapper</b> Double click on the block , to edit the <b>pipePathPrefix</b>	init: pipePathPrefix: step: firingCountLimit:	0 /home/tom/Doct 1 NONE	uments/developmer	t_gem5/gem5/gem5-sta	ble		
		Commit	bbA	Remove	Restore Defaults	Preferences	Help	Cancel

User has to provide the path to the GEM5 directory where gem5 build is done

#### Mode 2: Traces generated from GEM5 – in shared file

info: Entering event queue @ 0. Starting simulation... 2000: system.cpu.icache: getBusPacket created ReadReg addr 0x440 size 64 2000: system.cpu.dcache: recvTimingSnoopReq for ReadReq addr 0x440 size 64 2000: system.cpu.dcache: handleSnoop for ReadReg addr 0x440 size 64 2000: system.cpu.dcache: handleSnoop snoop miss for ReadReg addr 0x440 size 64 2000: system.mem\_ctrls: recvTimingReq: request ReadReq addr 1088 size 64 2000: system.mem ctrls: Read queue limit 32, current size 0, entries needed 1 2000: system.mem ctrls: Address: 1088 Rank 0 Bank 0 Row 0 2000: system.mem\_ctrls: Read queue limit 32, current size 0, entries needed 1 2000: system.mem ctrls: Adding to read queue 2000: system.mem ctrls: Request scheduled immediately 2000: system.mem\_ctrls: Single request, going to a free rank 2000: system.mem ctrls: Timing access to addr 1088, rank/bank/row 0 0 0 2000: system.mem ctrls: 2000,ACT2 2000: system.mem\_ctrls: VISUALSIM\_LOG: Rank: 0 Bank: 0 SIZE: 64 ACT: 0 READ: 13750 Address: 1088 Row: 0 2000: system.mem ctrls: Activate at tick 2000 2000: system.mem ctrls: Activate bank 0, rank 0 at tick 2000, now got 1 active 2000: system.mem ctrls: Access to 1088, ready at 46250 bus busy until 46250. 46250: system.mem ctrls: processRespondEvent(): Some reg has reached its readyTime 46250: system.mem ctrls: Responding to Address 1088.. 46250: system.mem ctrls: Done 73250: system.cpu.icache: Handling response ReadResp for addr 0x440 size 64 (ns) 73250: system.cpu.icache: Block for addr 0x440 being updated in Cache 73250: system.cpu.icache: Block addr 0x440 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 tag: 0 73250: system.cpu.icache: Leaving recvTimingResp with ReadResp for addr 0x440 79000: system.cpu T0 : @ start : mov fp, #0 : IntAlu : D=0x0000000000000000 79000: system.cpu.icache: access for ReadReg addr 0x450 size 4 79000: system.cpu.icache: ReadReq (ifetch) addr 0x450 size 4 (ns) hit state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 tag: 0 : IntAlu : D=0x000000000000000 81000: system.cpu T0 : @ start+4 : mov lr, #0 81000: system.cpu.icache: access for ReadReg addr 0x454 size 4 81000: system.cpu.icache: ReadReq (ifetch) addr 0x454 size 4 (ns) hit state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 tag: 0 83000: system.cpu.dcache: access for ReadReg addr 0x8de50 size 4 83000: system.cpu.dcache: ReadReg addr 0x8de50 size 4 (ns) miss 85000: system.cpu.dcache: getBusPacket created ReadReq addr 0x8de40 size 64 85000: system.cpu.icache: recvTimingSnoopReg for ReadReg addr 0x8de40 size 64 85000: system.cpu.icache: handleSnoop for ReadReg addr 0x8de40 size 64 85000: system.cpu.icache: handleSnoop snoop miss for ReadReg addr 0x8de40 size 64 . . . LL 504404 . 05000 . . **T** · · · D

### MIRABILIS design

### Model 2: Trace file Converted to VisualSim Format

neStamp S	Source_Device_Name	Dest_Device_Name	Comment	Command	Address	size	
2000 0	cpu	icache	getBusPacket	ReadReq	0x440	64	Cache and Memory
2000 (	cpu	dcache	recvTimingSnoopReq	ReadReq	0x440	64	
2000 (	cpu	dcache	handleSnoop-snoop mis	s ReadReq	0x440	64	stats
2000		mem_ctrls	recvTimingReq	ReadReq	1088	64	
2001		mem_ctrls	Responding to Address		1088	64	
73250 (	cpu	icache	Handling response	ReadResp	0x440	64	
154000	cpu	dcache	access	WriteReq	0x8de50	4	
							Demo output csv
							Demo output csv
Time Stamp	CPU Core Ir	structions	- on unit	· .	1	-	Demo output csv from gem5 traces.
Time_Stamp 790		structions Executions IntAlu	_	000000000000000000000000000000000000000	00		· · · · · · · · · · · · · · · · · · ·
790	000 T0 m		D=0x0	000000000000000000000000000000000000000			· · · · · · · · · · · · · · · · · · ·
790	000 T0 m	ov IntAlu ov IntAlu	D=0x0 D=0x0		00		· · · · · · · · · · · · · · · · · · ·
790 810 830	000 T0 m 000 T0 m	ov IntAlu ov IntAlu r MemRea	D=0x0 D=0x0 d D=0x0	000000000000000000000000000000000000000	)0 )8	D	· · · · · · · · · · · · · · · · · · ·
790 810 830 1540	000         T0         m           000         T0         m           000         T0         ld           000         T0         st	ov IntAlu ov IntAlu r MemRea	D=0x0 D=0x0 d D=0x0 ite D=0x0	000000000000000000000000000000000000000	00 08 A=0xbefffe5	0	· · · · · · · · · · · · · · · · · · ·

160000 T0

subi\_uop

D=0x00000000befffe4c

IntAlu




### Mode 2: Using Trace in VisualSim

TimeStamp	Source_Device_Name	Dest_Device_Name	Comment	Command	Address	size
2000	cpu	icache	getBusPacket	ReadReq	0x440	64
2000	cpu	dcache	recvTimingSnoopReq	ReadReq	0x440	64
2000	cpu	dcache	handleSnoop-snoop miss	ReadReq	0x440	64
2000		mem_ctrls	recvTimingReq	ReadReq	1088	64
2001		mem_ctrls	Responding to Address		1088	64
73250	cpu	icache	Handling response	ReadResp	0x440	64
154000	cpu	dcache	access	WriteReq	0x8de50	4

Execution unit

Time\_Stamp CPU\_Core

Instructions




79000         TO         mov         IntAlu         D=0x000000000000000           81000         TO         mov         IntAlu         D=0x000000000000000           83000         TO         ldr         MemRead         D=0x000000000000000000           154000         TO         str         MemWrite         D=0x00000000000000000000000000           156000         TO         subi_uop         IntAlu         D=0x00000000000000000000000000000000000					
83000         T0         ldr         MemRead         D=0x00000000000000000000000000000000000	79000	Т0	mov	IntAlu	D=0x000000000000000
154000         T0         str         MemWrite         D=0x0000000befffe54 A=0xbefffe50           156000         T0         subi_uop         IntAlu         D=0x0000000befffe50           158000         T0         str         MemWrite         D=0x0000000000000000 A=0xbefffe4c	81000	т0	mov	IntAlu	D=0x000000000000000
156000         TO         subi_uop         IntAlu         D=0x0000000befffe50           158000         TO         str         MemWrite         D=0x0000000000000A=0xbefffe4c	83000	Т0	ldr	MemRead	D=0x000000000000008
158000         TO         str         MemWrite         D=0x000000000000 A=0xbefffe4c	154000	Т0	str	MemWrite	D=0x0000000befffe54 A=0xbefffe50
	156000	т0	subi_uop	IntAlu	D=0x00000000befffe50
160000 T0 subi_uop IntAlu D=0x00000000befffe4c	158000	Т0	str	MemWrite	D=0x00000000000000 A=0xbefffe4c
	160000	Т0	subi_uop	IntAlu	D=0x0000000befffe4c


These instructions read via TrafficReader as input to the Processor block



### Linking GEM5 to VisualSim



### Representative Example on VisualSim




### How this works

VisualSim triggers the software to execute

GEM5 executes for a time duration

Output the addresses, service time and the time stamp


GEM5 can be triggered on a fixed schedule like real-time software or can be triggered after the operation is completed in VisualSim



### Debug Software in System Context

	elc1@ubuntu: ~/gem5/gem5-ptolemy-master/gem5-stable_2015_09_03 🛛 📃 🔿
File Edit View Search Terminal Help	
60build/ARM/sim/eventq.cc	
221 }	
222	
223 // handle action	
224 if (!event->squashed()) {	
	the to the time when this event occurs.
226 setCurTick(event->when	
227 228 event->process();	
> 229 if (event->isExitEvent	
	ags.isSet(Event::AutoDelete)
	ags.isSet(Event::IsMainQueue)); // would be silly
232 return event;	
233 }	
234 } else {	
235 event->flags.clear(Eve	ent::Squashed);
236 }	
237	
	ent::AutoDelete) && !event->scheduled())
239 delete event;	
	pu-type=TimingSimpleCPUcpu-clock=1GHzsys-clock=1GHzcachesl1i_size=16kBl1d_size=16kB
<pre>mem-type=DDR3_1600_x64 -c/MiBencEventQu kill () at/sysdeps/unix/syscall-templat</pre>	
(gdb) n	
	0x5555584a5280) at build/ARM/sim/global_event.cc:136
(adb) f	
	nis=0x5555584a5280) at build/ARM/sim/global_event.cc:136
(gdb) n	······································
(gdb) n	
EventQueue::serviceOne (this=this@entry=0x	(555558498320) at build/ARM/sim/eventq.cc:229
(gdb) p event	
\$1 = (Event *) 0x5555584a5280	
(gdb)	

### Integrate Debugging and System Analysis



### Enhancements

### GEM5

- Multi-core with different software on each core
- Add RISC-V and GPU models
- Trigger software instances as opposed to full program
- Add support for more debuggers

Provide services to develop new ISS

Integrate ARM Fast Models

SystemC package to add processors like CEVA and Tensilica

Using existing SystemC integrate

## Integration with SystemC


- Full Library -> Hardware Language -> SystemC -> SC\_Sim
- Provides timed interface between VisualSim and SystemC
- Timed interface Synchronization between VisualSim and SystemC simulator

Edit parameters fo	or SC_Sim	_		×
Block_Documentation:	Enter User Documentation Here			
Time_Base:	SC_NS			~
timeResolution:	1.0			
Start_Time:	0.0			
Stop_Time:	100.0			
Interface_Routing:				
Commit	Add Remove Restore Defaults Preferences Help	p	Cance	I

### SystemC model- Example

EXOR gate implemented with four Nand gates.






### Integration with Verilog

- Full Library -> Hardware Language -> Verilog > Verilog\_Sim
- Provides timed interface between Visualsim and Verilog
- Timed interface Synchronization between VisualSim and Verilog simulator

Edit parameters for V	erilog_Sim	_		Х
Block_Documentation: 🚺	Enter User Documentation Here			
Time_Base: timeResolution: Start_Time: Stop_Time:	Verilog_NS 1.0 0.0 42.0			~
Commit	Add Remove Restore Defaults Preferences Help		Cancel	



### Verilog model- Example





### Version Control


### **Version Control**

- Version Control and VisualSim Architect
  - Library Structure and Self-Contained Classes
- Issues in Version Control
  - Consistent library structure (for a given design) amongst all team members
  - Self-contained classes
- One potential self-contained library structure

  - Components
  - Designs
- Self-contained classes
  - Must only contain references to internal constructs (e.g., parameters, Variables, virtual connections, etc.)
  - Must NOT contain references or have dependencies on external parameters, variables, virtual connections, etc.

### **Version Control and VisualSim Architect**

#### **Custom Icons and Library Structure**



000		Edit parameters for image	
31	source:	/Icons/Satellite_Dish.gif	Browse
Cance	Help	Preferences Restore Defaults Remove Add	Commit

### Version Control and VisualSim Architect Version Control using SVN

- Step 1: Create a new repository
  - cd /var/svn
  - ✓ svnadmin create repos
- Step 2: Import local tree of data for the first time
  - svn import <Path to MyProject>
     file:///var/svn/repos/<MyProject> -m "initial import"
- Step 3: Checkout MyProject
  - svn checkout file:///var/svn/repos/<MyProject>
- Other commands
  - svn diff
    svn commit
    svn update

## Version Control Using CLASSPATH

• Select the Master Directory and the Working Directory

✓ The Working directory would typically be on the desktop or local to the user.

✓ The Master directory will be central and accessible by all users.

Update VS\_Model\_Library setting in the VisualSim.bat and VisualSim.sh.
 Make sure to enter the working directory first and then the Master directory

(before) set VS\_Model\_Library=%INSTALL\_PATH%\User\_Library

(after) :: For Working Directory setting

set WORKING\_PATH= C:\Users\MYName\Desktop

:: For Master Directory setting

set MASTER\_PATH=C:\Master

:: For adding Working Directory first and then the Master directory

set VS\_Model\_Library=%INSTALL\_PATH%\User\_Library;%WORK\_PATH%;%MASTER\_PATH%

#### Continued

• Now create a class Block1 and store in path below the Master Directory. The file will called Block1.xml. An example of the location would be <<Master Directory>>/Level1/Block1.xml

✓ Note: One caveat is that the class hierarchy structure in the file system structure must be identical from the base of the relative path of the Working and Master settings in the VS\_Model\_Library. The class must not be an absolute folder definition.

• It means that location of Block 1.xml should be

<<Master Directory>>/Level1/Block1.xml

<<Working Directory>>/Level1/Block1.xml

• Now create Model\_A and Instantiate Class Block1.

- Save this model anywhere.
- Now copy Block1.xml to the <<Working Directory>>/Level1/Block1.xml.
- Now re-open the model. Open Block of the Class and you will see that it references the Working Directory file.
- Now edit the class Block1.xml in the Working Directory.
- When the Edit has been completed, copy the Block1.xml in working Directory to Master directory and delete the class in the Working Directory.
- Now open the model. You will see that the Class references Master directory location.

### **ECLIPSE DEBUGGER SETUP**



### Eclipse Debugger Setup

Create a new Java project

Set project name and JRE (JDK 1.6).

6	Ja	ava - Eclipse Platform		-				
C	<u>F</u> ile	dit <u>N</u> avigate Se <u>a</u> rch	<u>P</u> roject <u>R</u> un <u>W</u> ind	ow	Help	_		
$\leq$		New	Alt+Shift+N ►	S.	Java Project			🟠 (
		Open File		2	Project			
		Close	Ctrl+W	<del>ت</del>	Package			
		Close All	Ctrl+Shift+W	C	Class			
J.		Save	Ctrl+S	œ	Interface			
		Save As	carro	G	Enum			
		Save All	Ctrl+Shift+S	@	Annotation			
L		Revert		<b>6</b> 2	Source Folder			
		Move			Java Working Set			
U.		Rename	F2	2	Folder File			
	ଛି	Refresh	F5	Ľ° ₿	Untitled Text File			
		Convert Line Delimiters To	• •	E	JUnit Test Case			
1		Print	Ctrl+P	Ċ	Task			
	_							
		Switch Workspace	•		Example			
		Restart		2	Other Ctrl+N			
		Import						
	4	Export						
1		Properties	Alt+Enter					
		Exit						
Ŀ		>					1	
Ļ				_		15		
		lew Java Project				×		
II.		ate a Java Project			7			
	Cr	eate a Java project in the w	orkspace or in an exterr	nal lo	cation.			
		oject name: VisualSim						
		Contents						
		<ul> <li>Create new project in w</li> <li>Create project from exist</li> </ul>						
		Directory: C:\Users\pavel	it\workspace32\visual5	im	Browse			
		IRE						
I.		Use default JRE (Curren)	tly 'jdk1.6.0_33');		Configure JRE	ina di la contra di		
L		Use a project specific JR	RE: [jdk1.6.0_	33	-			
L		O Use an execution enviro	onment JRE: JavaSE-1	.6				
	L							
		Project layout						
		Use project folder as room of the second						
		Create separate folders	for sources and class fi	ies	Configure default			
		Working sets						
		Add project to working	sets					
		Working sets:			✓ Select			
	0	) < <u>E</u>	ack Next >		Finish Cance			

### Eclipse Debugger Setup

#### Configure all necessary libraries

New Java Project	
Java Settings Define the Java build settings.	
Image: Source     Image: Projects     Image: Libraries     Image: Order and Exponent       JARs and class folders on the build path:     Image: Description of the build path:     Image: Description of the build path:	ort
<ul> <li>diva.jar - C:\VisualSim12\VS_AR</li> <li>mdi.jar - C:\VisualSim12\VS_AR</li> <li>velocity-1.4.jar - C:\VisualSim12\VS_AR\lib</li> <li>velocity-dep-1.4.jar - C:\VisualSim12\VS_AR\lib</li> <li>JRE System Library [jdk1.6.0_33]</li> </ul>	Add JARs         Add External JARs         Add Variable         Add Library         Add Class Folder         Add External Class Folder         Edit         Edit         Remove
< Back         Next >	Einish Cancel

### Set proper order of libraries. The sources should be on top.

New Java Project	
Java Settings Define the Java build settings.	
Image: Source       Projects       Libraries       Order and Export         Build class path order and exported entries:       (Exported entries are contributed to dependent projects)	
VisualSim/src	<u>U</u> p
	Down
velocity-1.4.jar - C:\VisualSim12\VS_AR\lib	<u> </u>
velocity-dep-1.4.jar - C:\VisualSim12\VS_AR\lib	Bottom
	Select <u>A</u> ll
	D <u>e</u> select All
(?) < <u>Back</u> <u>N</u> ext > <u>F</u>	inish Cancel

## Eclipse Debugger Setup

Update VisualSim start script

- Add compiled classes to the class path
  - v set CLASSPATH=<path to complied classes>;%CLASSPATH%
- Prepare Java debug settings
  - set dbg=-Xdebug -Xnoagent -Djava.compiler=NONE -Xrunjdwp:transport=dt\_socket,server=y,suspend=n, address=<debug port>
- Modify java command
  - java %dbg% ... VisualSim.ModelBuilder.ModelBuilderApplication

## Eclipse Debugger Setup


Path to compiled classes is full path to "Default output folder"

- Run the VisualSim using the script.
- Java is listening on debug port.
   Debugger is able to attach to the port.

type filter text	Java Build Path	⇔ - ⇔
Resource Builders Java Build Path Java Code Style Java Compiler Javadoc Location Project References Run/Debug Settings Task Repository Task Tags Validation	Image: Source Source folders on build path:         Image: Source folder:         Im	Add Folder Link Source Edit Remove

### Eclipse Debugger Setup

Setup debug configuration



## Eclipse Debugger Setup

- Choose Remote Java Application. You can use default settings. Port should correspond to <debug port> in Java debug options.
- Click Debug

Debug Configurations	
Create, manage, and run co Attach to a Java virtual machine ac	
<ul> <li>Image: Second state of the second st</li></ul>	Name:       VisualSim         Project:       Connection Type:         VisualSim       Browse         Connection Type:       Standard (Socket Attach)         Standard (Socket Attach)       ▼         Connection Properties:       Host:         Host:       localhost         Port:       8000         ▲llow termination of remote VM
Filter matched 6 of 6 items	Apply Revert    Debug  Close

### Eclipse Debugger Setup

Now you can debug the code

Debug - VisualSim/src/VisualSim/interfaces/Block.java - Eclipse Platform					
<u>F</u> ile <u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>R</u> un <u>W</u> indow <u>H</u> elp					
📑 🕶 📄 🔅 🕶 🔕 🕶 🤷 🕶 🖗			⇒ ▼	😭 🏇 Debug 🐉 Java	
🌾 Debug 🛛 🥂 🎉 🕪 💷 🔤 💦 🐟 🥀 🔜	1 1 1	🗱 Variables 🔅	Breakpoints	# → = □	
Thread [AWT-EventQueue-0] (Suspended (breakpoin	Name		Value		
SC_Module(Block). <init>(CompositeEntity, String)</init>	this		SC_Module (id=71)		
<ul> <li>SC_Module(LegacyBlock).<init>(CompositeEntity, String) line: not</init></li> <li>SC_Module(SCBlock).<init>(CompositeEntity, String) line: not avai</init></li> <li>SC_Module.<init>(CompositeEntity, String) line: not available</init></li> <li>NativeConstructorAccessorImpl.newInstance0(Constructor, Object *</li> </ul>				TypedCompositeActor (id=114)	
				"stage1" (id=118)	
				*	
	⊧ ⊧	4		4	
D Block.java 🛛			E	Cutline 🕱 📃 🗆	
public Block (CompositeEntity containe	VisualSim.interfaces				
<pre>&gt;&gt; super(container, name);</pre>				import declarations	
}				P <sup>A</sup> Block	
				Block(CompositeEntity, SI	
* Preinitialize this actor.					
*/			-	🔊 🔺 initialize() 🚽 🚽	
۲. III III III III III III III III III I			Þ	<u>، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، </u>	
📮 Console 🖾 🖉 Tasks					
No consoles to display at this time.					
	1				
	Writable	Smart Insert	20:1		

9 7




### Use Cases and Examples

# Use cases


20% NETWORK CAPACITY



### VisualSim Model




### Results



# Use cases

80% NETWORK CAPACITY


### Results



# Use cases

80% NETWORK CAPACITY AND TCP FRAMES


### Results




# Use cases

TCP, UDP AND CAN FRAMES REARRANGING WORK LOADS

### VisualSim Model




### Results



# Use cases

TCP FRAMES CAN TO ETHERNET

### Results




# Use cases

#### CONNECT TO DATACENTRE




### Datacenter modelling – Block diagram





### VisualSim Model



### Results

📓 VisualSim ArchitectAutomotive_Datacenter.GW.Plots.GW — 🗆 X 🛛 VisualSim Architect - GW_Stats — 🗆 X		
File Edit Special Help		
The Edit special Help The Edit special Help	Datacenter ID = 0 ::::::::: Out of 36 Processor cores, a max of 2 were used Memory used by Processor Core 1 = 875356.0 Bytes Memory used by Processor Core 2 = 88572.0 Bytes Interface Block ID = 1 :::::::: Throughput To_Datacenter- Interface 1 = 428718.0 Bytes/sec Interface 2 = 50686.0 Bytes/sec Interface 3 = 2560.0 Bytes/sec Interface 4 = 0.0 Bytes/sec Interface 5 = 0.0 Bytes/sec	
Simulation Time(Sec)	Interface Block ID = 4 :::::::: Throughput From_Datacenter-	
📓 VisualSim ArchitectAutomotive_Datacenter.EndPoint.Thro — 🗆 🗙 📓 VisualSim ArchitectAutomotive_Datacenter.EndPoint.End_to_End_Latency — 🗆 X		
File Edit Special Help	Interface 1 = 436398.0 Bytes/sec	
	Interface 2 = 44034.0 Bytes/sec	
	Interface 3 = 1532.0 Bytes/sec	
x10' Throughput_At_Endpoint End_to_End_Latency	Interface 4 = 0.0 Bytes/sec	
x10 <sup>7</sup> Throughput_At_Endpoint         State       Image: State         State       Image: Stat	Interface 5 = 0.0 Bytes/sec Datacenter ID = 0 ::::::::: Datacenter total Throughput = 481964.0 Bytes/sec Datacenter ID = 0 ::::::::: SSD Memory Remaining = 102400.0 GB and HDD Memory Remaining = 204799.999036072 GB	
0.0 0.5 1.0 1.5 2.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 Simulation_Time(Sec) Simulation_Time(Sec)		



#### **VISUALSIM TRAINING**