
Power Modeling





Verification and Debugging

- Decide on power management algorithms based on power consumption
- Sizing of power generators
- Debugging power spikes
- Understanding power consumed by the software application
- Power Consumption overhead due Voltage and Frequency Transition time

Downstream Integration

- Generate UPF format with power domains and associated voltage levels
- Generate systemVerilog power testbench
- Generate powerState change VCD dump for debugging

Concept of VisualSim Power Technology

Incorporate hardware, software and network Power changes based on Workloads and use-cases

Power for each devices modeled as states at each clock cycle

Task -based power, transitions and management logic

Hierarchical power management with each H block owning an individual Power Table

Next-level Power Table cumulates all lower-level power devices


Looks at each of the entities in detail

- Generation- Multiple sources- wind, solar, motor, constant and custom
- Storage- Types of batteries
- Consumption at various rates by multiple devices with different clock speeds
- **Management** based on time and custom logic


Generate UPF power profile for downstream test and SystemVerilog Testbench for Power

MIRAB

Reports are average, instant, battery life, usage, comparison between input, available and consumed



Block Functional and Timing Diagram



Block Power Mode Diagram

Power is now an integral part of Architecture Exploration

Power Generator

Time-Energy


- Constant Power Source
- File Based
- Time Based

Motor-Energy

- Motor Based Power Generation
- Wind Based Power Generation



Motor_Energy_Harvester





Time-Energy Settings

UseTraceFile: Trace_File_Name: UseTimeBased: Time_Based_Duration:	false /* boolean enables mode */ /* file name */ false /* boolean enables mode */ 10.0E-03 /* time seconds */	Using Trace file from existing system Using Time-based
Time_Based_Charge_Setup: 🗊	<pre>/* Time-Based Charge Profile */ ID StartWHR EndWHR Efficiency PercentTime ; 1 0.0 20.0 100.0 15.0 ; 2 20.0 20.0 100.0 50.0 ; 3 20.0 0.0 100.0 15.0 ; 4 0.0 0.0 100.0 20.0 ;</pre>	 Duration is the period Setup has % of time in the Period of each time Charge can increase or reduce during the period Efficiency is amount of charge converted
UseConstant:	true /* boolean enables mode */	Constant output at
ConstantChargeCapacity:	500.0 /* charge rate in Watt-Sec */	the set rate
SimTime:	1.0	

Motor-Energy Settings



				07	U		
Use_Wind_Turbine:	false						
Wind_Turbine_Setup: 🛛	/* ID	Durati	ion Speed	ge Profile */ Efficiency ;			
	1 2 3 4 5 6	4.0 4.0 4.0 4.0 4.0 4.0	3.728 4.970 5.592 6.213 4.970 4.319	95.0 ; 97.0 ; 100.0 ; 100.0 ; 97.0 ; 95.0 ;			Compute the Wind Power based on air speed and efficiency
r:	1.0/*	Rotor Radiu	us in meter*/				
row:	1.22	5/*air Densi	ty*/				
k:	0.00)133/*Const	tant*/				
Cp:	0.40	'*Maximum	Power Coefficient*	1			
Use_Motor_Generator:	true						
Motor_Charge_Setup: 🚺	/*	Motor-0	Generator C	harge Profile */			
	ID	RPM	Duration		Efficiency	;	
	1	0	10.0	0.0	100.0	;	
	2	2500	10.0	55.0	100.0	;	Motor based on RPM
	3	2500	10.0	55.0	100.0	;	
	4	4000	10.0	105.0	100.0	;	
	5	4500	10.0	110.0	100.0	;	
	6	4000	10.0	105.0	100.0	;	
	7	2500	10.0	55.0	100.0	;	
	8	2500	10.0	55.0	100.0	;	
SimTime:	9 1.0	0	10.0	0.0	100.0	:	
	1.0						-

Power Storage - Battery

Used to capture

- Rate of consumption
- Impact of continuous charging
- Lifecycle loss due to power spikes and thermal shock
- (Experimental) Heat and Temperature

Types of batteries support

• Battery database support NiCd, Li-Ion, NiMh, LdAcid

Activities modeled

- Charging- SOC threshold, Turbo charge, all input charge
- Discharge- From the PowerTable
- Lifecycle, discharge

Battery Block - Parameters



Battery_Name: BatteryProfileFile:	"Battery_1" Battery_Database.txt	
Battery_Selection: customCharging:	Li-ion	
SOC: TurboCharge:	80.0/*in percentage*/	
Turbo_Charger_Table: 🚺	ID percentage ChargeHour ; "1" 25 15 ; "2" 50 30 ; "3" 100 120 ;	

Requires Unique name Default database provided Select battery type Default charging is the value arrive. Click to Custom State of Charge for charging to resume. Enable Turbo charging


Time taken to get to each level of charge. Similar to phone battery chargers

Note:

Power generated when not charging is wasted. User can add items to the database Edit the instance to add the new battery types



Block Ports



Power Management




Power Table

PowerTable

Block_Documentation	: 📝 This is the Excel spreadsheet import. The power information is maintained here.	
Manager_Name: fileOrURL:	"Manager_1"	Browse
Manager_Setup:	Image: Cache L2 Standby Active Wait Idle Down Existing OffState OnState t_OnOff Mbz Volts : Streaming_Board_ARM_1 stdy act wat idl 0.0 Standby Standby Active 1.0 es Processor_Speed_MHz 1.0 ; Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Standby Active 1.0 es Processor_Speed_MHz 1.0 ; Cache_LCache_ARM_1 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0 es 1.0 ; Cache_LCache_ARM_2 50.0 150.0 0.0 0.0 0.0 Standby Standby Standby Active 1.0 es 1.0 ; . Cache_LCache_ARM_2 50.0 150.0 0.0 0.0 0.0 Standby Standby Standby Active 1.0 es 100.0 1.0 ; Streaming_Board_HM_ACC 10.0 100.0 0.0 0.0 Standby Standby Standby Active 1.0 es 100.0 1.0 ; Standby Standby Standby	browse
Delay_to_Change_St	STR_AXI_ARM_Wr_Data_Channel 70.0 300.0 0.0 0.0 0.0 0.0 Standby Standby Active 0.0 1000.0 1.0 ; ####################################	
Expression_List:	<pre>/* First row contains Column Names. ReferenceExpression */ Name Value Cycle_t 0 ; multi ((2.0e-19)*Processor_Speed_MHz*1.0e12)+ ((-6.0e-11)*Processor_Speed_MHz*1.0e6)+0.017; /*value in Watts*/ act multi*1.0e3 ;/* since power table is set to be using in milli watts scale, multiplying with 1.0e3 to balance it*/ stdy 0.1*act ; wat 0.95*act ; idl 0.02*act ;</pre>	
Battery_Units:	Milli Watts	

Power State Table Entry



Transition Details

✓ Operating State:

Existing: Initial state of the device

OffState: Off state of the device

OnState: Active/ON state of the device

✓ State Transitions

t_OnOff: transition time delay from one state to another. Value can be modified dynamically

"t_OnOff can be used to specify the time it will take to reach the peak power level once the change of state has

been made.

Edit	naramet	have for		Downorl
Earr	paramet	Jers II	20 1	ower

This is the Excel spreadsheet i information is maintained here.	mport. The po	ower								
	mport. The po	ower								
"Manager_1"										
/* Power_Table. First row cont	ains Column Na	ames, exp	ressions valid	l for entries	except Dev	ice Name.				
Architecture_Block Streaming_Board_ARM_1 Streaming_Board_ARM_2 Streaming_Board_MOVE Cache_I_Cache_ARM_1 Cache_D_Cache_ARM_1 Cache_I_Cache_ARM_2 Cache_D_Cache_ARM_2 Cache_L2	Standby Act stdy act stdy act 25.0 100 50.0 150 50.0 150 50.0 150 50.0 150 50.0 150 50.0 150	tive Wai t wa 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	t Idle t idl t idl 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0 0 0.0			OnState Active Active Active Active Active Active Active	t_OnOff 1.0e-8 1.0e-8 1.0e-8 1.0e-8 1.0e-8 1.0e-8 1.0e-8	State Transitions Mhz Processor_Speed_MHz Processor_Speed_MHz 1000.0 1000.0 1000.0 1000.0 1000.0 1000.0 1000.0	Speed- Volts ; 1.0 ; 1.0 ; 1.0 ; 1.0 ; 1.0 ; 1.0 ; 1.0 ; 1.0 ; 1.0 ;	Exist */
	<pre>/* Power_Table. First row cont Architecture_Block Streaming_Board_ARM_1 Streaming_Board_ARM_2 Streaming_Board_MOVE Cache_I_Cache_ARM_1 Cache_I_Cache_ARM_1 Cache_I_Cache_ARM_2 Cache_I_Cache_ARM_2 Cache_D_Cache_ARM_2</pre>	<pre>/* Power_Table. First row contains Column N Device Name Power Si Architecture_Block Standby Act itreaming_Board_ARM_1 stdy act itreaming_Board_ARM_2 stdy act itreaming_Board_ARM_2 stdy act itreaming_Board_MOVE 25.0 100 cache_I_Cache_ARM_1 50.0 150 cache_D_Cache_ARM_1 50.0 150 cache_I_Cache_ARM_2 50.0 150 cache_I_Cache_ARM_2 50.0 150 cache_L2 50.0 150 cache_L2 50.0 150 cache_L2 50.0 150</pre>	<pre>/* Power_Table. First row contains Column Names, exp Architecture_Block Standby Active Wai Streaming_Board_ARM_1 stdy act wa Streaming_Board_ARM_2 stdy act wa Streaming_Board_ARM_2 stdy act wa Streaming_Board_MOVE 25.0 100.0 0. Sache_I_Cache_ARM_1 50.0 150.0 0. Sache_I_Cache_ARM_1 50.0 150.0 0. Sache_I_Cache_ARM_2 50.0 150.0 0. Sache_I_Cache_ARM_2 50.0 150.0 0. Sache_I_Cache_ARM_2 50.0 150.0 0. Sache_I_Cache_ARM_2 50.0 150.0 0. Sache_L2 50.0 150.0 0.</pre>	<pre>/* Power_Table. First row contains Column Names, expressions valid Device Name Power States Architecture_Block Standby Active Wait Idle Streaming_Board_ARM_1 stdy act wat idl Streaming_Board_ARM_2 stdy act wat idl Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Sache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Sache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Sache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Sache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Sache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Sache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Sache_L2 50.0 150.0 0.0 0.0</pre>	<pre>/* Power_Table. First row contains Column Names, expressions valid for entries Architecture_Block Standby Active Wait Idle Existing Streaming_Board_ARM_1 stdy act wat idl Standby Streaming_Board_ARM_2 stdy act wat idl Standby Streaming_Board_ARM_2 stdy act wat idl Standby Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Cache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Standby Cache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Standby Cache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Cache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Cache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby</pre>	<pre>/* Power_Table. First row contains Column Names, expressions valid for entries except Dev Device NamePower States Architecture_Block Standby Active Wait Idle Existing OffState Streaming_Board_ARM_1 stdy act wat idl Standby Standby Streaming_Board_ARM_2 stdy act wat idl Standby Standby Streaming_Board_ARM_2 stdy act wat idl Standby Standby Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Standby Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Standby Stache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Standby Standby Eache_D_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Eache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Eache_D_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Standby Eache_D_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Standby Eache_D_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby</pre>	<pre>/* Power_Table. First row contains Column Names, expressions valid for entries except Device Name. Device Name Power States Architecture_Block Standby Active Wait Idle Existing OffState OnState Streaming_Board_ARM_1 stdy act wat idl Standby Standby Active Streaming_Board_ARM_2 stdy act wat idl Standby Standby Active Streaming_Board_ARM_2 stdy act wat idl Standby Standby Active Streaming_Board_ARM_1 50.0 100.0 0.0 0.0 Standby Standby Active Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Standby Active Streaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Standby Active Streaming_Board_MOVE 25.0 150.0 0.0 0.0 Standby Standby Active Stache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Standby Standby Active Stache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active Standby Active</pre>	<pre>/* Power_Table. First row contains Column Names, expressions valid for entries except Device Name. Architecture_Block Standby Active Wait Idle Existing OffState OnState t_OnOff Streaming_Board_ARM_1 stdy act wat idl Standby Standby Active 1.0e-8 Streaming_Board_ARM_2 stdy act wat idl Standby Standby Active 1.0e-8 Streaming_Board_ARM_1 50.0 100.0 0.0 0.0 Standby Standby Active 1.0e-8 Cache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 Standby Standby Active 1.0e-8</pre>	<pre>/* Power_Table. First row contains Column Names, expressions valid for entries except Device Name. Architecture_Block Standby Active Wait Idle Existing OffState OnState t_OnOff Mhz Streaming_Board_ARM_1 stdy act wat idl Standby Standby Active 1.0e-8 Processor_Speed_MHz Streaming_Board_ARM_2 stdy act wat idl Standby Standby Active 1.0e-8 Processor_Speed_MHz Streaming_Board_ARM_1 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_1 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 Cache_L2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0</pre>	<pre>/* Power_Table. First row contains Column Names, expressions valid for entries except Device Name. Architecture_Block Standby Active Wait Idle Existing OffState OnState t_OnOff Mhz Volts; itreaming_Board_ARM_1 stdy act wat idl Standby Standby Active 1.0e-8 Processor_Speed_MHz 1.0; itreaming_Board_ARM_2 stdy act wat idl Standby Standby Active 1.0e-8 Processor_Speed_MHz 1.0; itreaming_Board_MOVE 25.0 100.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_1 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Cache_ARM_2 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0 150.0 0.0 0.0 0.0 Standby Standby Active 1.0e-8 1000.0 1.0; ache_I_Z 50.0</pre>

Power Table Parameters

√ Optional	Parameters										
🔶 Mł	nz: used for computation do	ne in Expre	ssion List	t							
Vo	Its: used for computation de	one in Expre	ession Lis	st							
	pre variables can be added.										
	Die Vallables call be added			Iynamic							
Edit parameters fo <mark>r Powe</mark>	rTable2										
Plack Decumentation:	This is the Excel spreadsheet in	nont The nor	1015								
Block_Documentation:	information is maintained here.	iport. The por	er.								
Managor Namo											
Manager_Name: fileOrURL:	"Manager_1"										
Manager_Setup:	/* Power_Table. First row conta	ins Column Nar	ies, express	ions valid	for entries e	xcept Devi	ice Name.				
	Device Name								-State Transitions		Exist */
	Architecture_Block	Standby Acti		Idle		OffState			Mhz Draese Creed Mile	Volts ;	
	Streaming_Board_ARM_1 Streaming_Board_ARM_2	stdy act stdy act	wat wat	idl idl	Standby Standby	Standby Standby	Active Active	1.0e-8 1.0e-8	Processor_Speed_MHz Processor_Speed_MHz	1.0 ;	
	Streaming_Board_MOVE	25.0 100.		0.0	Standby	Standby	Active	1.0e-8	1000.0	1.0 ;	
	Cache_I_Cache_ARM_1	50.0 150.		0.0	Standby	Standby	Active	1.0e-8	1000.0	1.0	
	Cache_D_Cache_ARM_1	50.0 150.		0.0	Standby	Standby	Active	1.0e-8	1000.0	1.0	
	Cache_I_Cache_ARM_2	50.0 150.		0.0	Standby	Standby	Active	1.0e-8	1000.0	1.0 ;	
	Cache_D_Cache_ARM_2	50.0 150.	0 0.0	0.0	Standby	Standby	Active	1.0e-8	1000.0	1.0 ;	
	Cache_L2	50.0 150.	0 0.0	0.0	Standby	Standby	Active	1.0e-8	1000.0	1.0 ;	

Power Management & Dynamic Compute

Delay_to_State_Change is the power control state machine that changes state if the device has been in a particular state for a time period. The format is


"<Device_Name> <State> <Time_or_Expression> <Next_State>"

Expression_List define expressions for State values and can be computed dynamically. The format is

"<Name> <value or expression> ; "

	Devrice Name	Time Stat	*/	
	Architecture_Block			
	Scheduler_HW_Engine		Idle;	
	Schedurer_nw_engine	Scanoby 1.08-5	luie ;	
Expression List:	1 /* First row contains	Column Names.		
Expression_List:	Ø /* First row contains	Column Names.		
Expression_List:		Column Names.	ion */	
Expression_List:	Reference	Express		
Expression_List:	Reference	Express Value		
Expression_List:	Reference Name Cycle_t	Express Value 0		
Expression_List:	Reference Name Cycle_t multi	Express Value 0 0.227		
Expression_List:	Reference Name Cycle_t multi act	Express Value 0 0.227 multi*1.0e3		
Expression_List:	Reference Name Cycle_t multi	Express Value 0 0.227		

Power Table – Custom States and Other Option Representation



	<
pression_List:	🗊 /* First row contains Column Names.
	Reference
ery_Units:	Watts
e_Plot_Enable:	
erate_UPF_TB:	true
cluce_ont_nb.	tide
	 Generates UPF File with Domains and Voltages Allotted based on Power Entry Generates System Verilog Behavioural description of PowerManager Block and

Custom equations can be used in place of power number values, voltage, frequency

Configuring the Power Table


Minimum information

- List of states and associated power values
- Power values can be double or a complex expression that has variables

Each device

• Define power (in watts/mW/uW) for all the states (Active, Standby, Idle etc.)

VisualSim Power Plots



Detailed Power Stats

SisualSim Architect - .Power_Perf_example_A53_power_2.Stats.Power_Debug Idle Device Active Standby Wait Current Average Scheduler_HW_Engine 0.75 1.02 0.75 0.375 0.0 0.2008084699088 Streaming_Board_ARM_1 0.4355 0.1444355104106 0.4355 0.038025 0.019015 0.0 Streaming_Board_Ext_SDRAM 0.06222 0.0901663640044 1.464 0.06222 0.03111 0.0 TOP_LEVEL_AXI 0.019065 0.0197685981321 0.305 0.019065 0.0095325 0.0 TOP_LEVEL_AXI_Master_RD_Wr 0.019065 0.0197686081975 0.305 0.019065 0.0095325 0.0 TOP_LEVEL_AXI_Rd_Address_Channel 0.019065 0.0197709597014 0.305 0.019065 0.0095325 0.0 TOP_LEVEL_AXI_Wr_Address_Channel 0.305 0.0 0.019065 0.0 0.019065 0.0095325

Total


1.32398 0.5138358997584

PowerStats_Power_Perf_example_A × +						
File Edit View						
Power_Manager (Power_Perf_example_A53_	power_2.Stats.Manager_1)					
Hier File Name (PowerStats_Power_Perf_e	xample_A53_power_2_Stats	_Manager_1_Hier.txt)				
Device,	Cumulative,	Average				
Streaming_Board_ARM_1,	1.15234E-4,	0.05761				
Scheduler_HW_Engine,	3.93183E-4,	0.19659				
Streaming_Board_Ext_SDRAM,	1.53386E-4,	0.07669				
TOP_LEVEL_AXI,	3.90109E-5,	0.01950				
TOP_LEVEL_AXI_Rd_Address_Channel,	3.90109E-5,	0.01950				
TOP_LEVEL_AXI_Master_RD_Wr,	3.90109E-5,	0.01950				
	-					
TOTAL,	7.78837E-4,	0.38941				
GrandTOTAL,	7.78837E-4,	0.38941				

Power State Transition Log – Power Table 3rd port output

VisualSim ArchitectPower_Perf_example_A53_power_3	3.Stats.PowerTable_State_Change			
File Edit Help				
DISPLAY AT TIME 7 7.6656e-05 Power_Perf_example_A53_power	76.656184570 us r_3.Stats.PowerTable2, Stream	ing_Board_ARM_1,	Active, 5.7398e-01	→ Power in Watts
DISPL <mark>AY AT TIME 7</mark> 7.665 <mark>6</mark> e-05, Power_Perf_example_A53_power	76.656184570 us r_3.Stats.PowerTable2, Stream	ning_Board_ARM_1,	Idle, 1.3848e-01	
DISPLAY AT TIME 7 7.665 <mark>6e-05, Power_Perf_example_A53_power</mark>	76.656184570 us r_3.Stats.PowerTable2, Sche	duler_HW_Engine,	Active, 1.1585e+00	Current power state
DISPLAY AT TIME 7 7.6796e-05, Power_Perf_example_A53_power	76.795526150 us r_3.Stats.PowerTable2, TOP_LEVEL	_AXI_ Master_RD_Wr,	<u>Active, 1.4444e+00</u>	Device name
DISPLAY AT TIME 7 7.6796e-05, Power_Perf_example_A53_power	76.796359480 us r_3.Stats.PowerTable2, TOP_LEVEL	_AXI_Master_RD_Wr,	Standby, 1.1585e+00	
DISPLAY AT TIME 7 7.6796e-05, Power_Perf_example_A53_power	76.796359490 us r 3 Stats PowerTable2	TOP_LEVEL_AXI.	Active. 1.4444e+00	Current Time
	76.797192810 us	TOP_LEVEL_AXI.	Standby, 1.1585e+00	
DISPLAY AT TIME 7	76.797192810 us	/		
7.6797e-05, Power_Perf_example_A53_power DISPLAY AT TIME 7	r_3.Stats.PowerTable2, TOP_LEVEL 76.798859470 us	_AXI_Rd_Address_Channe	el, Active, 1.4444e+00	
7.6799e-05, Power_Perf_example_A53_power	r_3.Stats.PowerTable2, TOP_LEVEL 76.843025960 us	_AXI_Rd_Address_Channe	el, Standby, 1.1585e+00	
7.6843e-05, Power_Perf_example_A53_power	r_3.Stats.PowerTable2,	TOP_LEVEL_AXI,	Active, 1.4444e+00	
DISPLAY AT TIME 7.6844e-05, Power_Perf_example_A53_power	76.843859290 us r_3.Stats.PowerTable2,	TOP_LEVEL_AXI,	Standby, 1.1585e+00	

GNU Plot – Detailed power plot MIRABILIS



Power Management for Custom Blocks

Manager Setup for Custom Blocks


Manager_Setup:	🍞 /* Power_Table. First row contains Column Names, expressions valid for entries except Device Name.
	where "Scheduler_" or "STR_" + BlockName; Processor, Bus, DRAM = Architecture_Name + "_" + BlockName
	Device NamePower StatesOperating StatestoActiveSpeedExist */
	Architecture_Block Standby Active Wait Idle Existing OffState OnState t_OnOff Mhz Volts ;
	UCIe_Link_Delay_1_to_TX 70.0 300.0 0.0 0.0 Standby Standby Active Cycle_t 1000.0 1.0 ;
	UCIe_Link_Delay_1_From_RX 70.0 300.0 0.0 0.0 Standby Standby Active Cycle_t 1000.0 1.0 ;

Regex Used :

stateChange("Manager_1",UCIe_Switch_Name+"_Link_Delay_"+Port_Number+"_to_TX","Existing","Active")
WAIT(Link_Setup_Delay_Per_Transfer)
WAIT(Link_Delay_First_Transfer)
stateChange("Manager 1",UCIe_Switch_Name+"_Link_Delay_"+Port_Number+"_to_TX","Existing","Standby")

Defining Power States using State Diagram

Control System Design – state machines




Bluetooth module in IoT Demo model

MIRABILIS DESIGN INC.

Dynamic Power Analysis

Dynamic Power Analysis




MIRABI IS

desi



Frequency and Voltage Scaling Up/down based on Core Utilization



Frame_Rate = 30fps

Frame_Rate = 0.3fps

Results

Cumulative Power Report



VisualSim Architect - file:/C:/VisualSim/VisualSim2410_64/V..._stochastic_model_0_Manager_1_Hier.txt

File	Edit Help		
1			
2			
3	Power_Manager (stochastic_model_0.Manager_1)		
4	Hier File Name (PowerStats_stochastic_model_0_Manager_1_Hier.txt)		
5			
6	Device,	Cumulative,	Average
7	Scheduler_CPU,	10.01141,	1.00114
8	Scheduler_DSP,	6.16701,	0.61670
9	Scheduler_Memory,	6.16172,	0.61617
10			
11	TOTAL,	22.34015,	2.23401
12	GrandTOTAL,	22.34015,	2.23401
13			

1		
2		
Power_Manager (stochastic_model_0.Manager_1)		
Hier File Name (PowerStats_stochastic_model_0_Manager_1_Hier.txt)		
5		
⁶ Device,	Cumulative,	Average
7 Scheduler_CPU,	47.22800,	4.72280
<pre>Scheduler_DSP,</pre>	6.21912,	0.62191
9 Scheduler_Memory,	6.47172,	0.64717
0		
1 TOTAL,	59.91885,	5.99188
2 GrandTOTAL,	59.91885,	5.99188
3		


Frame_Rate = 0.3fps

Frame_Rate = 30fps

Results and Downstream Integration



Power Modeling



MIRARI

g n

#Power switch for switched domain
create_power_switch SW \

UPF file and System Verilog files



- High level UPF containing Domain and Voltage information Power test bench based on the state transitions of the blocks in the model) are also generated in the model Results Directory.
- To enable, select the Generate_UPF_TB option in the power Table.



UPF File

Power domains added based on 'Domain' column in powerTable	<pre>Create_power_domain PD_Top -include_scopecreate_power_domain \ -name PD_1_1.0 -elements {"Scheduler_0"} Create_power_domain PD_Top -include_scopecreate_power_domain \ -name PD_2_1.0 -elements {"Scheduler_1", "Scheduler_2"} Create_power_domain PD_Top -include_scopecreate_power_domain \ -name PD_3_1.0 -elements {"Scheduler_3"} Create_supply_port -port VDD_1.0 -direction in -domain PD_Top Create_supply_port -port VSS_0.0 -direction in -domain PD_Top</pre>
Supply nets and ports based on 'Voltage" column in powerTable	create_supply_net VDD_1.0 -domain PD_Top create_supply_net VSS_0.0 -domain PD_Top connect_supply_net VDD_1.0 -ports VDD_1.0 connect_supply_net VSS_0.0 -ports VSS_0.0
Power switch added by default for all domains – swctrl can be used in testbench to enable or disable the switch	<pre>#Power switch for switched domain create_power_switch SW \ -domain PD_1_1.0 \ -output_supply_port {swout VDDsw}\ -input_supply_port {swin Pwr} \ -control_port {swin Pwr} \ -on_state {SWon swin swctrl} \ -off_state {SWoff !swctrl}</pre>
Value from "Volts" will be added for Active state of the port. Other values are default	<pre>#adding port states add_port_state VDD_1.0 \ -state {Active=1.0, Standby=0.8, Wait=0.8, IDLE=0.7} add_port_state VSS_PROC \ -state {Active 0.0} add_port_state SW/swout -state {Active 1.0} \ </pre>
Power state table based on all the supply ports	-state {Standby 0.7} create_pst pwr_state_table \ -supplies {VDD_1.0 SW/swout VSS_0.0}

VCD Output from System Verilog Files



VCD file having input and output signal transitions for that model can be generated by using pmu.sv and testbench.sv in any of the opensource or commercial EDA tools that support System Verilog

The user can observe the States that each of the Resources were in throughout the simulation.

Signals:


1. Change_State = when it is high, the Power Manager applies the transition from current state to next state for that Block

2. Next_State = This signal holds the binary equivalent of the next state (Example: 00, 01, 10,11 – active, standby, wait, idle)

3. Set_State = This signal will indicate that the transition is complete successfully to the new intended state

The user can observe the delay between transitions by zooming in the waveform.

Note: These files can be useful for downstream integration in the RTL power verification environment.




Power Perf Tradeoff Analysis






SoC Architecture for Media Application



Power and Performance Trade-off must be done concurrently

Model SoC Architecture and Map the MPEG Application



MPEG Application

IP or ARM level

- Evaluate pipeline stages
- Width, Speed
- Number of execution units, Levels of cache

SoC


.

- Number of ARM cores
- Accelerators
- Cache memory hierarchy and coherence

System level

 Development of an IoT device, ECU or an integrated platform

CASE 1: Run all tasks on SW(on A9 core)




Observations:


- Avg power consumption within requirements (<1.5 W)
- Performance requirement not achieved (Only a max of 15K frames)




Sequence diagram



CASE 2: Run Rotate Frame task on HW Acc



CASE 3: Run Rotate Frame task on HW Acc + Power management



Power management being applied across HW accelerator -> If Hardware Accelerator is in standby state for more than 1 msec, then it is moved to Idle state

Observations:

- Avg power consumption requirement met (<1.5 W)
- Performance requirement achieved (max of 19.4K frames)