

# *Distributed System Exploration*

Mirabilis Design Inc.

# Design Analysis 2: Distributed System


---

- System details
  - Multi-independent processing computers
  - Software tasks distributed across these computers
  - Connectivity across multiple shared networks
- Analysis
  - Optimal Routing Table configuration
  - Capacity planning
  - Software tasks and thread distribution
  - Resource allocation

# Example 2: Distributed System

## Logical Task Flow

---



### Initial Assignment

List of Tasks: T1, T2, T3, T4


T1, T2 -> ECU\_1

T3 -> ECU\_2

T4 -> ECU\_3

Messages: M1, M2, M3, M4


## Example 2: Distributed System uP-Computer/Bus Physical Mapping



### Message Assignment

- Messages: M1, M2, M3, M4
- Internal to ECU, if Source ECU == Destination ECU
- CAN\_N bus segments selection based on Source:Destination of Task,
- Routing is selected for shortest hops
- Dynamic allocation based on topology selection
- An ECU is the equivalent of a core, processor or computer.

# End-to-End Latency



- T1 writes latest S1(time) when task executes.
- M1 reads T1(time) via Middleware Buffer when it periodically executes, sends packet through Bus structure.
- T2 reads M1(time) from buffer when it fires via Middleware Buffer, and if the last node, outputs end-to-end latency.


Block Diagram

## Communication Matrix: Signals, Messages, Tasks

This model generates signals based on Period, Value, Destination in Signal Database block, generates appropriate number of copies to Message accumulators in Message accumulator, driven by the Message database.


### Parameters.

- Sim\_Time: 3.0
- Number\_of\_Messages: 15



### Architecture.

### Behavior.



# Signal Table

Edit parameters for Database

Block\_Documentation: `Field Name Summary:`

Signal_Name	Signal_Value	Period	WCET	Destinations
Plot_On	Plot_Color	Plot_Offset	Plot_Value	

Linking\_Name: "Signal\_Array"

Data\_Structure\_Text: `/* First row contains Field Names. */`

Signal_Name	Signal_Value	Period	WCET	Destinations	Plot_On	Plot_Color
S1	1	1.0E-02	2.0E-2	{"M1","M2"}	true	red
S2	2	2.0E-02	2.0E-2	{"M1","M2"}	true	blue
S3	3	1.0E-02	2.0E-2	{"M1","M2"}	false	blue
S4	4	1.0E-02	2.0E-2	{"M1","M2"}	false	blue
S5	5	1.0E-02	2.0E-2	{"M1","M2"}	false	blue
S6	6	1.0E-02	2.0E-2	{"M1","M2"}	false	blue
S7	7	1.0E-02	2.0E-2	{"M1","M2"}	false	blue
S8	8	1.0E-02	2.0E-2	{"M1","M2"}	false	blue

Input\_Fields: "Signal\_Name"

Lookup\_Fields: "Signal\_Name"

Output\_Expression: `"output= match" /* FORMAT output= match.fieldb */`

Mode: Read

Commit Add Remove Preferences Cancel

Note: Destinations can be Tasks, or Messages

# Task/Message Table

Block\_Documentation: Field Name Summary:

Msg_Task_Name	Msg_Task_Rate	Msg_Task_Time	Latency	Read_Buffer	Write_Buffe
Resource	Plot_On	Plot_Color	Plot_Offset	Plot_Value	Trace

Linking\_Name: "Msg\_Task\_Array"

Data\_Structure\_Text:

Msg_Task_Name	Msg_Task_Rate	Msg_Task_Time	Latency	Read_Buffer	Write_Buff
M1	300.0E-03	150.0E-03	{0.0}	{"T1"}	{"T2"}
M2	500.0E-03	250.0E-03	{0.0}	{"T2"}	{"T4"}
M3	400.0E-03	200.0E-03	{0.0}	{"T1"}	{"T3"}
M4	600.0E-03	300.0E-03	{0.0}	{"T2"}	{"T3"}
T1	100.0E-03	50.0E-03	{0.0}	{"S1", "S2"}	{"M1", "M3"}
T2	500.0E-03	250.0E-03	{0.0}	{"M1"}	{"M2", "M4"}
T3	700.0E-03	350.0E-03	{0.0}	{"M3", "M4"}	{"DONE"}
T4	900.0E-03	450.0E-03	{0.0}	{"M2"}	{"DONE"}

Input\_Fields: "Msg\_Task\_Name"

Lookup\_Fields: "Msg\_Task\_Name"

Output\_Expression: "output = match" /\* FORMAT output = match.fieldb \*/


Mode: Read

Buttons: Commit, Add, Remove, Preferences, Cancel

Note: Read\_Buffer, Write\_Buffer columns can designate Tasks or Messages



# Routing Table



Note: Simple Source, Destination, Hop format

# Discovery Process

---

Discover Logical Path: M1 Source: T1 Destination: T2  
Discover Physical Path: M1 Source: ECU\_1 Destination: ECU\_1

First Hop Array:  
{"NONE"}

No Further Processing Required...

Discover Logical Path: M2 Source: T2 Destination: T4  
Discover Physical Path: M2 Source: ECU\_1 Destination: ECU\_3

First Hop Array:  
{"CAN\_1"}

Second Hop Array:  
{"CAN\_2", "CAN\_4"}

Third Hop Array:  
{"CAN\_3"}

Fourth Hop Array:  
{"NONE"}

Final Hop Array:  
{{"CAN\_1", "CAN\_2", "CAN\_3"},  
{"CAN\_1", "CAN\_4", "CAN\_3"}  
}

Discover Logical Path: M3 Source: T1 Destination: T3  
Discover Physical Path: M3 Source: ECU\_1 Destination: ECU\_2

First Hop Array:  
{"CAN\_1"}

No Further Processing Required...

Final Hop Array:  
{{"CAN\_1"}  
}

Discover Logical Path: M4 Source: T2 Destination: T3  
Discover Physical Path: M4 Source: ECU\_1 Destination: ECU\_2

First Hop Array:  
{"CAN\_1"}

No Further Processing Required...

Final Hop Array:  
{{"CAN\_1"}  
}

# End-to-End Delay

---

- End-to-End Delay is composed of the following elements:
  - Task – Signal or Message (Signal) Middleware Buffer, Periodic Task time, ECU Execution time
  - Message – Task Middleware Buffer, Periodic Message time, Bus(n) Transfer time
- ECU Execution time:
  - Time due to arbitration/queueing, due to processing
- Bus Transfer time:
  - Time due to arbitration/queueing, due to transfer for each Bus segment in a path.

Note: Receive Interrupt, or Polling can be added

# End-to-End Delay Equation

---

$$Latency = Task(i)_{Sample} + Task(i)_{Exec} + Msg(i+1)_{Sample} + Msg(i+1)_{Xmit}$$

where


$$Task(i)_{Sample} = Sampling\_Delay\_of\_Application\_Software$$

$$Task(i)_{Exec} = Task\_Exec\_Time + Blocking\_due\_to\_Higher\_Priority$$

$$Msg(i+1)_{Sample} = Sampling\_Delay\_of\_Message$$

$$Msg(i+1)_{Xmit} = \Sigma Message\_Xmit\_Time + Blocking\_due\_to\_Higher\_Priority$$

# End-to-End Delay Histogram



# Task, Message Execution



# Model Assumptions

---

- Each Task will execute periodically for a specified time on an ECU, read from Middleware Buffers, or write a Signals from a prior Task from Middleware Buffers, desinated in a Table.
  - Columns: Read\_Buffer Write\_Buffer
- Each Message will execute periodically for a specified time, read from Middleware Buffers and send via Buses to a distant Middleware Buffer.
  - Same Columns: Read\_Buffer Write\_Buffer
- If a Task accepts two Middleware Buffers, each will be retained in an array to maintain proper end-to-end latency, or follow-on processing.

# Model Assumptions (cont)

---

- Deployment of Tasks to ECUs and Messages to Buses
  - Discovery process is flexible enough to allow the specification of the mapping of tasks (t1, t2, t3, t4) to ECUs and the automatic determination of the mapping of messages (m1, m2, m3, m4) to buses.
  - User can map Tasks to ECUs in a table format.
- After Task completes, it will pass the transmit message, or receive message, through bus segments to continue the process, unless destination is “NONE”.
- Model will select M1, M2, M3... paths during initialization of model and insert the shortest path into database memory for each Task.



# Model Advantages

---

- A Table-Driven model should scale simply by modifying the table entries.
- A Table-Driven model should allow entry of physical mapping, or routing, from existing sources, some pre-processing to get into source, destination, hop format.
- User can allocate Signals, Messages, Tasks, to perform What-If scenarios.
  - A single Script-based block can support 32 independent periodic signals, tasks, or messages currently, and Mirabilis can provide 64 or 128 per block.
  - One Table might be created and allocated to different tables in a model.
- Additional Task logic could be added, either in script form, block style, or C code.
- Data structure fields can capture the internal flow with variable length arrays containing physical names in one array and timestamps in a double array.