


Latest in the VisualSim World



Mirabilis Design Inc. wrapped up 2021 with comprehensive solutions for accurate software behavior analysis and evaluating the quality of cybersecurity solution. On the corporate front, the number of customers grew by 2X and revenue increased 400%.

The introduction of the hybrid processor library provided System SoC the ability to quickly experiment with new many-core topologies, while the SysML import enabled systems engineers to simulate their architecture to validate timing deadlines, throughout, power consumption and analyze the impact of failure. The addition of a cybersecurity solution allowed network designers to expand the scope of network evaluation.

The hybrid processor library has been introduced at a critical juncture when automotive vehicles are trying to do more with software, especially autonomous driving. Tesla changed processors and the car mileage dropped by 5%. The hybrid processor can detect such quality issues during system planning.

The first newsletter of the new year brings forth customer success, media interaction and modeling accuracy at the architecture phase.

Highlights:

- Design Automation Conference Presentation Award in San Francisco, December 2021
 - Success story – Reducing risk and power consumption in an adventure camera
 - New features in VisualSim – Accelerating modeling through integrated methodology
 - How to maximize performance of semiconductors and embedded systems
 - Achieve cycle-accurate processor precision of RISC-V using VisualSim
-

DAC San Francisco Presentation Award, December 2021



At DAC, San Francisco last month, Rajesh Chandra of Northrop Grumman, presented a paper on "Performance Model of Digital Processing Systems", which bagged the Embedded Systems & Software Best Presentation award.

Rajesh's presentation showcased how the defense industry addressed challenges in the realm of performance evaluation of complex signal processor algorithms on high performance computing systems, using Mirabilis Design Inc.'s VisualSim system modeling solution.

[Click here](#) to view the presentation.


Drastic Reduction in Risk and Power Consumption

An adventure camera manufacturer was able to drastically reduce risk and power consumption while increasing confidence in the product specification using VisualSim modeling library and analysis solutions.

[Click here](#) for the success story.



New Features in VisualSim



- New library for processor core exploration to measure cycle per instruction
 - Parsing SysML to measure timing, throughput and power consumption
-
- Executing source code on the Hybrid Processor model to optimize software performance
 - Integration with FPGA emulators for early validation
 - AI-driven diagnostic and insight engine to detect dependency between bottlenecks

[Click here](#) to access the webinar highlighting the new features of VisualSim

Maximize Semiconductor & Embedded System Performance

Interview with Deepak Shankar, Founder, Mirabilis Design Inc.


- Power analysis as part of system design
- Benefits of power-performance trade-off to architects
- Ensuring hardware accuracy while modeling
- How model-based development is evolving with the COVID pandemic



This discussion with Sanjay Gangal of EDACafe, deals with how the above is beneficial to the customer.

Watch the interview [here](#).

Achieve Cycle-Accurate Processor Precision



You are familiar with stochastic processor models and processor models for early software development. This webinar presents an alternative that provides a precise cycle-accurate processor with a speed of a statistical model.

Access the webinar [here](#).



Deepak Shankar

Mirabilis Design Inc., 1159 Sonora Ct, Suite 116,
Sunnyvale, CA 94086

[Unsubscribe](#) - [Unsubscribe Preferences](#)

