Support CMN600 and CHI5
End-to-end bus topology
Uses a AHB Bus Matrix to connect multiple processors to DRAM and Flash
Shows a network containing a AHB connected to an AXI bus via bridge.
