Model of a TI C64x DSP
cycle-accurate model of GPU for architecture exploration
Modeling the details of a 4-stage pipeline
Real time system with periodic tasks and kernel interrupts
