Mobile Menu

Blogs

Reducing Power Consumption | Early System-Level Modeling

August 8, 2024

Measuring and Reducing Power Consumption Using Early System-Level Power Modeling Power evaluation in the early stages of the product design has been performed mostly using analytical methods such as spreadsheets. These spreadsheets typically contain the power for different tasks or devices and the sheet adds the worst case or the average of the power.  These […]

Read More

Switch Design for Optimal Service Quality

July 26, 2024

Switch Design for Optimal Service Quality A large number of current-generation switches and routers operate in a multi-protocol, non-blocking, packet segmentation, packet reassembly, parallel execution environment.  The system must support quality of service (QOS) levels that take into account video frame rate constraints, switch-to-switch throttling control, packet priorities, error checking/correction, and retransmission of overflow packets […]

Read More

Design UCIe-based Multi-die SoC with VisualSim

July 26, 2024

Architecture-stage EDA Tool VisualSim to Design UCIe-based Multi-die SoC While performance is the key factor for commercial success of any semiconductor chip, the development cost and time plays an even more critical role in the successful launch of the chip. Extremely complex and expensive semiconductor fabrication technologies such as nano-sheet FETs are used today at […]

Read More

Optimizing Aircraft Avionics for Next-Gen Requirements

July 26, 2024

Optimizing Aircraft Avionics for Next-Gen Requirements Prior generation of avionics were built with a specific use-case in mind.  The resources were sized efficiently to match the avionics application requirements for performance, functionality, and failure.  These designs were tested using reference boards provided by the vendor.  The new generation of avionics have dynamic requirements with multiple […]

Read More

Architecture Exploration- Managing Product Lifecycle

July 26, 2024

Architecture Exploration- Managing Product Lifecycle through Simulation Abstract To have a true closed loop design environment, a single executable must be the reference from requirements to after-sale debugging.  This encompasses several stages and each having their own challenges and requirements.  The closed loop will ensure there is accountability and tracking, thus ensuring uniform communication.  The […]

Read More

Accelerating Architecture Exploration for FPGA Selection

July 25, 2024

Accelerating Architecture Exploration for FPGA Selection and System Design You can create an optimized specification that achieves performance, reliability, and cost goals for use in production systems. Performance analysis and early architecture exploration ensures that you will select the right FPGA platform and achieve optimal partitioning of the application onto the fabric and software. This […]

Read More

Optimizing Consumer Electronics Architectures

July 5, 2024

Optimizing Consumer Electronics Architectures for Low-Power For a consumer application, the response time, display resolution and battery life are the top features. The lifecycle of the battery is directly proportional to its capacity, power spikes and usage profile. The battery size cannot be increased indiscriminately because of cost, space and reliability considerations. Semiconductor power loss […]

Read More

VisualSim Architect TTEthernet

July 5, 2024

The Features of VisualSim Architect TTEthernet VisualSim TTE Library is a part of the VisualSim Networking package.  This library can be combined with models from the hardware, software, aerospace, and networking library to conduct requirements validation, system analysis, topology assessment, system architecture exploration, system validation, and testing. VisualSim Architect models are end-to-end models with the […]

Read More

Virtual Experiments with Zynq 7000 

July 4, 2024

Virtual Experiments with Optimal System Resource Allocation in Zynq 7000 Zynq 7000 Programmable SoC from AMD-Xilinx is an FPGA device that combines processors, application programmable units, on-chip memories, memory controllers, twenty interfaces, and programmable logic. The massive processing power, number of interfaces and large logic resources make the life of system designers technically challenging. With […]

Read More

Power Management with Modeling and Simulation

July 4, 2024

Exploring Power Management with Modeling and Simulation using VisualSim Power management has often used the speed/power ratio metric (Mhz per Watt) as a measure of performance/power efficiency.  If one processor had a higher Mhz per Watt rating than another, then presumably it would be more power efficient.  Within a processor family, this may be true, but the […]

Read More

DAC 2024 with Mirabilis Design

June 11, 2024

DAC 2024 with Mirabilis Design The Design Automation Conference (DAC) 2024 is just around the corner, taking place from June 23-27 at Moscone West, San Francisco. This premier event brings together industry leaders, innovators, and professionals in semiconductor and electronic design automation. Mirabilis Design, a pioneer in semiconductor and system-level IP development, will be showcasing […]

Read More

VisualSim – Power Solution

May 15, 2024

VisualSim – Power Solution VisualSim offers Power Solution starting from power generation to power distribution. There is also a support for Power Verification. The architects can make decisions such as allocation of power budget, selection or fine tuning the power management algorithms, sizing of power generators based on the observed results. Integration of Thermal Management […]

Read More

Subscribe