Mirabilis Design
  • Products
  • Technology IP
  • Contact
  • VisualSim Cloud
  • Get Started
  • Launch Demo
  • Contact
Mirabilis Design
  • Home
  • Products
    • VisualSimVisualSim
      Modeling & simulation platform
      • Architect
      • System Technology IP
      • Explorer
      • Cloud
    • Design TechnologyDesign Technology
      Core Technology
      • Types of Systems Modeled
      • Simulation Technology
      • Power Modeling
      • Modeling Abstraction
    • Training and ServicesTraining and Services
      Design services & training
      • Model Development & Training
      • SEAL- Advanced University Program
  • Technology IP
    • System Technology IPSystem Technology IP
      See more
      • Processors
      • Cache Memory Storage
      • Stochastic Modeling
      • ARM Processor
      • Hardware devices
      • Networking
      • Other Processor Families
      • System/Board Interfaces
      • Wireless
      • Semiconductor Buses
      • Software & RTOS
      • Algorithm
      • AMBA Interface
      • Power
      • Custom Development/Integration
  •  SEAL- eLearning
    • SEAL- Interactive Training ModulesSEAL- Interactive Training Modules
      Using systems engineering and VisualSim to learn the real-life behavior of standards and applications.
      • Stochastic Modeling
      • Processor Generators
      • Application Template
      • Software and RTOS
      • Processor Family
      • Defense and Space
      • Power
      • Cache Memory Storage
      • Industrial and Computing Systems
      • Algorithms
      • Semiconductor Buses
      • IoT and Small Devices
      • Networking Basics
      • ARM Processor Family
      • Networking and VoIP
      • Networking Standards
      • AMBA Interface Family
      • Semiconductors
      • Wireless
      • FPGA
      • Automotive
      • Board Interfaces
      • Hardware Devices
      • Others
  • About Us
    • Leaders in Electronic System ArchitectureLeaders in Electronic System Architecture
      Visualize your system before development
      • Company
      • Leadership
      • Clientele
      • Success Stories
      • Why Choose Mirabilis
      • FAQs
      • Careers
  • Resources
    • Resource LibraryResource Library
      Access the latest white papers, research, webcasts, case studies and more
      • Webinars / Videos
      • White Papers
      • Press Release
      • Blog
  • Downloads
  • SEAL-eLearning
  • Contact

Webinar Registration

DENSO discusses Verification of network relay performance using VisualSim

Overview:Efficient in-vehicle network development through simulation combining network and ECU hardware and software elements

Date: May 24, 2023 | Wednesday

Time Zone:
Japan - 3:00 PM (In Japanese)
Asia - 3:00 PM Korea | 2:00PM China | 11:30AM India
Europe - 10:00 CEST
Americas - 09:00AM PST | 12:00PM EST

Abstract

DENSO Corporation is a world leader in the design and manufacture of automotive systems. In recent years, along with the increase in communication speed and communication processing such as security processing, the processing load of communication data is increasing. Therefore, it is necessary to verify the relay performance of communication data such as gateways and switches by simulation before prototyping. For this reason, DENSO has introduced Mirabilis Design's Visual Sim as a simulation for verifying relay performance, and is building a development environment that enables efficiency and optimization of network development. In this webinar, Denso engineers will introduce case studies of relay performance verification using Visual Sim.

Host

Mr. Deepak Shankar

Deepak Shankar is the Founder of Mirabilis Design and has been involved in the architecture exploration of AI, Automotive systems and ADAS. He will be introducing the topic and the guest speaker.

Guest Speaker

Mr. Hiroshi Yamaguchi

Hiroshi Yamaguchi has about 10 years of experience in building and applying CAE environments in various fields related to ECU development and design. My Yamaguchi has experience in improving the efficiency of software development, such as specification mismatch detection simulations using light formal verification and network relay simulations. Currently, he belongs to the advanced development department for in-vehicle networks, and he is working on promoting DX (improvement of development efficiency using simulation, statistical analysis, AI, etc.) to improve the efficiency of hardware and software development related to in-vehicle networks. As one of his activities, he uses VisualSim to build a simulation environment that can verify gateway relay delay time, packet loss, and throughput, and utilizes network architecture and gateway setting value optimization before actual prototype production.

He has experience in improving the efficiency of hardware development, such as signal integrity, power integrity, and electromagnetic compatibility simulations of ECU internal high-speed communication circuits/AWs using electromagnetic field analysis, and heat dissipation and heat insulation simulations using heat transfer analysis.

Key Points


1. Necessity of simulation in in-vehicle network development
2. Comparison of necessary elements for simulation and suitable tools
3. Efforts and examples of building a simulation environment at DENSO

Attendees

- Network engineers, Performance Engineer, Firmware and embedded software developers

How long is it?

- 60 min, including live chat and Q&A time

How do I join the webinar?

- Once you have registered online for the webinar, we will email you instructions on how to join.


About us

  • Company
  • Leadership
  • Clientele
  • Success Stories
  • Why Choose Mirabilis
  • Career
  • Frequently Asked Questions

Products

  • Visualsim
  • Design Technology
  • Services

Technology IP

  • System Technology IP

SEAL-eLearning

Resources

  • Webinars / Videos
  • Press Release
  • White Papers
  • Blog

Contact

  • info@mirabilisdesign.com
  • 408-245-8992

Stay Connected

© 2025 Mirabilis Design Inc. All rights reserved |  Sitemap
  • Home
  • Products
    ▼
    • VisualSim
      ▼
      • Architect
      • System Technology IP
      • Explorer
      • Cloud
    • Design Technology
      ▼
      • Types of Systems Modeled
      • Simulation Technology
      • Power Modeling
      • Modeling Abstraction
    • Training and Services
      ▼
      • Model Development & Training
      • SEAL- Advanced University Program
  • Technology IP
    ▼
    • System Technology IP
      ▼
      • Processors
      • Cache Memory Storage
      • Stochastic Modeling
      • ARM Processor
      • Hardware devices
      • Networking
      • Other Processor Families
      • System/Board Interfaces
      • Wireless
      • Semiconductor Buses
      • Software & RTOS
      • Algorithm
      • AMBA Interface
      • Power
      • Custom Development/Integration
  • SEAL- eLearning
    ▼
    • SEAL- Interactive Training Modules
      ▼
      • Stochastic Modeling
      • Processor Generators
      • Application Template
      • Software and RTOS
      • Processor Family
      • Defense and Space
      • Power
      • Cache Memory Storage
      • Industrial and Computing Systems
      • Algorithms
      • Semiconductor Buses
      • IoT and Small Devices
      • Networking Basics
      • ARM Processor Family
      • Networking and VoIP
      • Networking Standards
      • AMBA Interface Family
      • Semiconductors
      • Wireless
      • FPGA
      • Automotive
      • Board Interfaces
      • Hardware Devices
      • Others
  • About Us
    ▼
    • Leaders in Electronic System Architecture
      ▼
      • Company
      • Leadership
      • Clientele
      • Success Stories
      • Why Choose Mirabilis
      • FAQs
      • Careers
  • Resources
    ▼
    • Resource Library
      ▼
      • Webinars / Videos
      • White Papers
      • Press Release
      • Blog
  • Downloads
  • SEAL-eLearning
  • Contact