A8

Single ARM A8 Cortex implements an AES code. Includes power analysis, throughput, pipeline utilization and task latency

AES_ARM8_Platform

Browsable image of the model.

  • To download OpenWebStart click on the links -
    Windows- Compatibility:Windows 10 or higher (*)
    macOS - Compatibility:macOS 10.15 (Catalina) or higher (*)
    Linux - Compatibility:Ubuntu 18.04 LTS or higher (*)
  • For an executable version,
  • Mouse over the icons to view parameters. Click on hierarchy and plotters to reveal content (if provided).
  • To simulate, click on Launch button, open downloaded file and click Run on the Java Security Page.
AES_ARM8_Platformmodel <h2>PowerTable2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>This is the Excel spreadsheet import.  The power \\ninformation is maintained here.</td><td>This is the Excel spreadsheet import.  The power \\ninformation is maintained here.</td></tr><tr><td>Manager_Name</td><td>&quot;Manager_1&quot;</td><td>&quot;Manager_1&quot;</td></tr><tr><td>fileOrURL</td><td>&nbsp;</td><td>&quot;&quot;</td></tr><tr><td>Manager_Setup</td><td>/* Power_Table.  First row contains Column Names, expressions valid for entries except Device Name.                                                 \\n                                                                                                                                                    \\n--------Device Name-------  ---------Power States------  -----Operating States------  -----------State Transitions---------  --Speed--  --Exist-- */\\nArchitecture_Block           Standby  Active   Wait     Idle    Existing  OffState  OnState  t_OnOff      Mhz       Volts   ; \\nArchitecture_1_ARM8_1        300.0    400.0    350.0    350.0   Standby   Standby   Active   1.6e-9    1000.0     1.0     ;  \\nArchitecture_1_Bus_1         5.0      5.0      0.0      0.0     Standby   Standby   Active   1.6e-9    1000.0     1.0     ; \\nArchitecture_1_Cache_L2      20.0     20.0     0.0      0.0     Standby   Standby   Active   1.6e-9    1000.0     1.0     ;  \\nArchitecture_1_SDRAM_1       15.0     15.0     0.0      0.0     Standby   Standby   Active   0.0       1000.0     1.0     ; </td><td>/* Power_Table.  First row contains Column Names, expressions valid for entries except Device Name.                                                 \\n                                                                                                                                                    \\n--------Device Name-------  ---------Power States------  -----Operating States------  -----------State Transitions---------  --Speed--  --Exist-- */\\nArchitecture_Block           Standby  Active   Wait     Idle    Existing  OffState  OnState  t_OnOff      Mhz       Volts   ; \\nArchitecture_1_ARM8_1        300.0    400.0    350.0    350.0   Standby   Standby   Active   1.6e-9    1000.0     1.0     ;  \\nArchitecture_1_Bus_1         5.0      5.0      0.0      0.0     Standby   Standby   Active   1.6e-9    1000.0     1.0     ; \\nArchitecture_1_Cache_L2      20.0     20.0     0.0      0.0     Standby   Standby   Active   1.6e-9    1000.0     1.0     ;  \\nArchitecture_1_SDRAM_1       15.0     15.0     0.0      0.0     Standby   Standby   Active   0.0       1000.0     1.0     ; </td></tr><tr><td>Async_State_Change</td><td>/* Async_State_Change.  First row contains Column Names, expressions valid for entries except Device Name.                                                 \\n                                                                                                                                                    \\n--------Device Name-------  ------------Time State--------- */\\n    Architecture_Block      State     Time_or_Express  Next ; \\n</td><td>/* Async_State_Change.  First row contains Column Names, expressions valid for entries except Device Name.                                                 \\n                                                                                                                                                    \\n--------Device Name-------  ------------Time State--------- */\\n    Architecture_Block      State     Time_or_Express  Next ; \\n</td></tr><tr><td>Expression_List</td><td>/* First row contains Column Names.                                                                                                                 \\n                                                                                                                                                    \\n---------Reference--------  ------------------------------------Expression----------------------------------------------------------------------- */\\n           Name                                                   Value                                                                           ; \\n</td><td>/* First row contains Column Names.                                                                                                                 \\n                                                                                                                                                    \\n---------Reference--------  ------------------------------------Expression----------------------------------------------------------------------- */\\n           Name                                                   Value                                                                           ; \\n</td></tr><tr><td>Battery_Units</td><td>Milli_Watts</td><td>Milli_Watts</td></tr><tr><td>State_Plot_Enable</td><td>false</td><td>false</td></tr></table> <h2>TextDisplay</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>rowsDisplayed</td><td>10</td><td>10</td></tr><tr><td>columnsDisplayed</td><td>40</td><td>40</td></tr><tr><td>suppressBlankLines</td><td>false</td><td>false</td></tr><tr><td>title</td><td>&quot;Statistics Summary&quot;</td><td>&quot;Statistics Summary&quot;</td></tr><tr><td>ViewText</td><td>true</td><td>true</td></tr><tr><td>saveText</td><td>false</td><td>false</td></tr><tr><td>fileName</td><td>Enter Filename to save text</td><td>&quot;Enter Filename to save text&quot;</td></tr><tr><td>Append_Time</td><td>true</td><td>true</td></tr></table> <h2>Traffic</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Data_Structure_Name</td><td>&quot;Processor_DS&quot;</td><td>&quot;Processor_DS&quot;</td></tr><tr><td>Start_Time</td><td>1.0E-06</td><td>1.0E-6</td></tr><tr><td>Value_1</td><td>1.0E-04</td><td>1.0E-4</td></tr><tr><td>Value_2</td><td>2.0</td><td>2.0</td></tr><tr><td>Random_Seed</td><td>123457L</td><td>123457L</td></tr><tr><td>Time_Distribution</td><td>Fixed (Value_1)</td><td>Fixed (Value_1)</td></tr><tr><td>_flipPortsVertical</td><td>true</td><td>true</td></tr><tr><td>_flipPortsHorizontal</td><td>false</td><td>false</td></tr><tr><td>_rotatePorts</td><td>180</td><td>180</td></tr></table> <h2>DS_Expr2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Expression_A</td><td>&quot;input = merge(input, newRecordToken(&quot;Processor_DS&quot;))&quot;</td><td>&quot;&quot;input = merge(input, newRecordToken(&quot;Processor_DS&quot;))&quot;&quot;</td></tr><tr><td>Expression_B</td><td>&quot;input.A_Hop = input.Processor_Name&quot;</td><td>&quot;&quot;input.A_Hop = input.Processor_Name&quot;&quot;</td></tr><tr><td>Expression_C</td><td>&quot;input.A_Destination = input.A_Hop&quot;</td><td>&quot;&quot;input.A_Destination = input.A_Hop&quot;&quot;</td></tr><tr><td>Expression_D</td><td>input.Processor_Name =  input.Processor_Name + &quot;_In&quot;</td><td>&quot;input.Processor_Name =  input.Processor_Name + &quot;_In&quot;&quot;</td></tr><tr><td>Output_Ports</td><td>&quot;output&quot;</td><td>&quot;&quot;output&quot;&quot;</td></tr><tr><td>Output_Results</td><td>&quot;input&quot;</td><td>&quot;&quot;input&quot;&quot;</td></tr></table> <h2>LineReader</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>fileOrURL</td><td>trace-ARM8.txt</td><td>&quot;trace-ARM8.txt&quot;</td></tr><tr><td>numberOfLinesToSkip</td><td>0</td><td>0</td></tr></table> <h2>DS_Expr</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>INDEX sets the Key Size Index\\nA_Bytes_Sent sets the Number of Rounds</td><td>INDEX sets the Key Size Index\\nA_Bytes_Sent sets the Number of Rounds</td></tr><tr><td>Expression_A</td><td>&quot;input.INDEX = Key_Size_Index&quot;</td><td>&quot;&quot;input.INDEX = Key_Size_Index&quot;&quot;</td></tr><tr><td>Expression_B</td><td>&quot;input.A_Bytes_Sent = Bytes_Sent&quot;</td><td>&quot;&quot;input.A_Bytes_Sent = Bytes_Sent&quot;&quot;</td></tr><tr><td>Expression_C</td><td>input.TIME = TNow</td><td>&quot;input.TIME = TNow&quot;</td></tr><tr><td>Expression_D</td><td>Result_D = MyRegExpression_D_or_None</td><td>&quot;Result_D = MyRegExpression_D_or_None&quot;</td></tr><tr><td>Output_Ports</td><td>&quot;output&quot;</td><td>&quot;&quot;output&quot;&quot;</td></tr><tr><td>Output_Results</td><td>&quot;input&quot;</td><td>&quot;&quot;input&quot;&quot;</td></tr></table> <h2>Average Power</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>fillOnWrapup</td><td>true</td><td>true</td></tr><tr><td>legend</td><td>&nbsp;</td><td>&nbsp;</td></tr><tr><td>startingDataset</td><td>0</td><td>0</td></tr><tr><td>fileName</td><td>Enter Filename to save plot</td><td>&quot;Enter Filename to save plot&quot;</td></tr><tr><td>viewPlot</td><td>true</td><td>true</td></tr><tr><td>savePlot</td><td>false</td><td>false</td></tr></table> <h2>OUT</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Destination_Name</td><td>&quot;ARM8_1_In&quot;</td><td>&quot;&quot;ARM8_1_In&quot;&quot;</td></tr><tr><td>Destination_Type</td><td>Global</td><td>Global</td></tr><tr><td>_hideName</td><td>true</td><td>true</td></tr></table> <h2>State_Plot_Block</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Proc_Name</td><td>&quot;ARM8_1&quot;</td><td>&quot;ARM8_1&quot;</td></tr><tr><td>Bus_Name</td><td>&quot;Bus_1&quot;</td><td>&quot;Bus_1&quot;</td></tr><tr><td>Cache_Name</td><td>&quot;Cache_L2&quot;</td><td>&quot;Cache_L2&quot;</td></tr><tr><td>DRAM_Name</td><td>&quot;SDRAM_1&quot;</td><td>&quot;SDRAM_1&quot;</td></tr></table> <h2>Single_ARM_8</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Processor_Speed_Mhz</td><td>Processor_Speed_Mhz</td><td>600.0</td></tr><tr><td>Cache_Speed_Mhz</td><td>Processor_Speed_Mhz</td><td>600.0</td></tr><tr><td>Cache_Size_KB</td><td>32</td><td>32</td></tr><tr><td>I_Cache_KB</td><td>&quot;16&quot;</td><td>&quot;16&quot;</td></tr><tr><td>D_Cache_KB</td><td>&quot;8&quot;</td><td>&quot;8&quot;</td></tr><tr><td>RAM_Speed_Mhz</td><td>Processor_Speed_Mhz / 2.0</td><td>300.0</td></tr><tr><td>Bus_Speed_Mhz</td><td>Processor_Speed_Mhz</td><td>600.0</td></tr><tr><td>RAM_Size_MB</td><td>8</td><td>8</td></tr><tr><td>RAM_Access_Time</td><td>&quot;Read 3.0,Prefetch 3.0,Refresh 3.0,Write 2.5&quot;</td><td>&quot;Read 3.0,Prefetch 3.0,Refresh 3.0,Write 2.5&quot;</td></tr></table> <h2>Instant</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>fillOnWrapup</td><td>true</td><td>true</td></tr><tr><td>legend</td><td>mW</td><td>mW</td></tr><tr><td>startingDataset</td><td>0</td><td>0</td></tr><tr><td>fileName</td><td>Enter Filename to save plot</td><td>&quot;Enter Filename to save plot&quot;</td></tr><tr><td>viewPlot</td><td>true</td><td>true</td></tr><tr><td>savePlot</td><td>false</td><td>false</td></tr></table> <h2>ArchitectureSetup</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Architecture_Name</td><td>&quot;Architecture_1&quot;</td><td>&quot;Architecture_1&quot;</td></tr><tr><td>Field_Name_Mapping</td><td>/* First row contains Column Names.                */\\nExternal_Field_Name          Internal_Field_Name   ; \\nID                           A_Address             ; \\nA_Bytes                      A_Bytes               ; \\nA_Data                       A_Data                ; \\nA_IDX                        A_IDX                 ; \\nA_Instruction                A_Instruction         ; \\nA_Priority                   A_Priority            ; \\nA_Source                     A_Source              ; \\nA_Destination                A_Destination         ; \\nA_Task_ID                    A_Task_ID             ; \\nA_Time                       A_Time                ; \\n</td><td>/* First row contains Column Names.                */\\nExternal_Field_Name          Internal_Field_Name   ; \\nID                           A_Address             ; \\nA_Bytes                      A_Bytes               ; \\nA_Data                       A_Data                ; \\nA_IDX                        A_IDX                 ; \\nA_Instruction                A_Instruction         ; \\nA_Priority                   A_Priority            ; \\nA_Source                     A_Source              ; \\nA_Destination                A_Destination         ; \\nA_Task_ID                    A_Task_ID             ; \\nA_Time                       A_Time                ; \\n</td></tr><tr><td>Routing_Table</td><td>/* First row contains Column Names.                */\\nSource_Node    Destination_Node   Hop           Source_Port ; \\nARM8_1         Cache_L2           Port_1        bus_out     ;\\nCache_L2       ARM8_1             Port_2        output      ;\\nCache_L2       SDRAM_1            Port_2        output      ;\\nSDRAM_1        Cache_L2           Port_4        output      ;\\nSDRAM_1        ARM8_1             Port_4        output      ;</td><td>/* First row contains Column Names.                */\\nSource_Node    Destination_Node   Hop           Source_Port ; \\nARM8_1         Cache_L2           Port_1        bus_out     ;\\nCache_L2       ARM8_1             Port_2        output      ;\\nCache_L2       SDRAM_1            Port_2        output      ;\\nSDRAM_1        Cache_L2           Port_4        output      ;\\nSDRAM_1        ARM8_1             Port_4        output      ;</td></tr><tr><td>Number_of_Samples</td><td>10</td><td>10</td></tr><tr><td>Statistics_to_Plot</td><td>&quot;ARM8_1_PROC_Utilization_Pct_Mean, ARM8_1_PROC_Utilization_Pct_Max&quot;</td><td>&quot;ARM8_1_PROC_Utilization_Pct_Mean, ARM8_1_PROC_Utilization_Pct_Max&quot;</td></tr><tr><td>Internal_Plot_Trace_Offset</td><td>2</td><td>2</td></tr><tr><td>Listen_to_Architecture_Options</td><td>Processor</td><td>Processor</td></tr></table> <h2>InstructionSet</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Instruction_Set_Name</td><td>&quot;ARM8_INSTR&quot;</td><td>&quot;ARM8_INSTR&quot;</td></tr><tr><td>_explanation</td><td>ProcessorGenerator-&gt;Instruction_Set</td><td>ProcessorGenerator-&gt;Instruction_Set</td></tr><tr><td>Instruction_Set_Text</td><td>/* Instruction Set : Reference ARM8-Cortex pdf. */\\n\\n   Mnew Arg1  Arg2  Arg3     ; /* Label               */\\n   ARM8 INT_1                ; /* ARM execution unit  */\\n\\nbegin INT_1                  ;\\n\\n   ART_ADD 1  4              ; /* group ARITHMETIC */\\n   last_round_add 1          ;\\n   ART_ADC 1  4              ;\\n   ART_SUB 1  4              ;\\n   ART_SBC 1  4              ;\\n   ART_RSB 1  4              ;\\n   ART_RSC 1  4              ;\\n   ART_MUL 2  3              ;\\n   ART_MLA 2  3              ;\\n   ART_MULS 4                ;\\n   ART_MLAS 4                ;\\n   ART_UMULL 3 4             ;\\n   ART_UMLAL 3 4             ;\\n   ART_SMULL 3 4             ;\\n   ART_SMLAL 3 4             ;\\n   ART_UMULLS 5              ;\\n   ART_UMLALS 5              ;\\n   ART_SMULLS 5              ;\\n   ART_SMLALS 5              ;\\n   ART_CMP 1 4               ;\\n   ART_CMN 1 4               ;\\n   ART_QADD 1 2              ;\\n   ART_QSUB 1 2              ;\\n   ART_SMULXY 1              ;\\n   ART_SMULAXY 2             ;\\n   ART_SMULWX 1              ;\\n   ART_SMULAWX 2             ;\\n   ART_SMULALX 2 3           ;\\n   ART_CLZ 1                 ;\\n\\n   LGL_TST 1 4               ; /* group LOGICAL */\\n   LGL_TEQ 1 4               ;\\n   LGL_AND 1 4               ;\\n   eor     1                 ;\\n   LGL_ORR 1 4               ;\\n   LGL_BIC 1 4               ;\\n\\n   BR_B 3                    ; /* group LOGICAL */\\n   BR_BL 3                   ; \\n   BR_BX 3                   ;\\n   BR_BLX 3                  ;\\n\\n   ldr     1                 ; /* group LOAD */\\n   lsr     1                 ;\\n   ldr_rcon  1               ;\\n   LD_LDRT 1 5               ; \\n   LD_LDRB 1 5               ; \\n   LD_LDRBT 1 5              ; \\n   LD_LDRSB 1 5              ; \\n   LD_LDRH 1 5               ; \\n   LD_LDRSH 1 5              ; \\n   LD_LDM_PC 5               ; \\n   LD_LDM 1 12               ; /* number of registers */\\n\\n   STR_STR 1                 ; /* group STORE */\\n   STR_STRT 1                ; \\n   STR_STRB 1                ; \\n   STR_STRBT 1               ; \\n   STR_STRH 1                ;\\n   STR_STM_PC 1 2            ;\\n   STR_STM 1 12              ; /* number of registers */\\n\\n   MISC_SWP 3                ; /* group MISCELLANEOUS */\\n   MISC_SWI 3                ; \\n   MISC_BKPT 3               ; \\n\\nend   INT_1                  ;</td><td>/* Instruction Set : Reference ARM8-Cortex pdf. */\\n\\n   Mnew Arg1  Arg2  Arg3     ; /* Label               */\\n   ARM8 INT_1                ; /* ARM execution unit  */\\n\\nbegin INT_1                  ;\\n\\n   ART_ADD 1  4              ; /* group ARITHMETIC */\\n   last_round_add 1          ;\\n   ART_ADC 1  4              ;\\n   ART_SUB 1  4              ;\\n   ART_SBC 1  4              ;\\n   ART_RSB 1  4              ;\\n   ART_RSC 1  4              ;\\n   ART_MUL 2  3              ;\\n   ART_MLA 2  3              ;\\n   ART_MULS 4                ;\\n   ART_MLAS 4                ;\\n   ART_UMULL 3 4             ;\\n   ART_UMLAL 3 4             ;\\n   ART_SMULL 3 4             ;\\n   ART_SMLAL 3 4             ;\\n   ART_UMULLS 5              ;\\n   ART_UMLALS 5              ;\\n   ART_SMULLS 5              ;\\n   ART_SMLALS 5              ;\\n   ART_CMP 1 4               ;\\n   ART_CMN 1 4               ;\\n   ART_QADD 1 2              ;\\n   ART_QSUB 1 2              ;\\n   ART_SMULXY 1              ;\\n   ART_SMULAXY 2             ;\\n   ART_SMULWX 1              ;\\n   ART_SMULAWX 2             ;\\n   ART_SMULALX 2 3           ;\\n   ART_CLZ 1                 ;\\n\\n   LGL_TST 1 4               ; /* group LOGICAL */\\n   LGL_TEQ 1 4               ;\\n   LGL_AND 1 4               ;\\n   eor     1                 ;\\n   LGL_ORR 1 4               ;\\n   LGL_BIC 1 4               ;\\n\\n   BR_B 3                    ; /* group LOGICAL */\\n   BR_BL 3                   ; \\n   BR_BX 3                   ;\\n   BR_BLX 3                  ;\\n\\n   ldr     1                 ; /* group LOAD */\\n   lsr     1                 ;\\n   ldr_rcon  1               ;\\n   LD_LDRT 1 5               ; \\n   LD_LDRB 1 5               ; \\n   LD_LDRBT 1 5              ; \\n   LD_LDRSB 1 5              ; \\n   LD_LDRH 1 5               ; \\n   LD_LDRSH 1 5              ; \\n   LD_LDM_PC 5               ; \\n   LD_LDM 1 12               ; /* number of registers */\\n\\n   STR_STR 1                 ; /* group STORE */\\n   STR_STRT 1                ; \\n   STR_STRB 1                ; \\n   STR_STRBT 1               ; \\n   STR_STRH 1                ;\\n   STR_STM_PC 1 2            ;\\n   STR_STM 1 12              ; /* number of registers */\\n\\n   MISC_SWP 3                ; /* group MISCELLANEOUS */\\n   MISC_SWI 3                ; \\n   MISC_BKPT 3               ; \\n\\nend   INT_1                  ;</td></tr><tr><td>Record_Set_Name</td><td>&quot;Record_Set&quot;</td><td>&quot;Record_Set&quot;</td></tr></table> <h2>Latency</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>fillOnWrapup</td><td>true</td><td>true</td></tr><tr><td>legend</td><td>instr</td><td>instr</td></tr><tr><td>startingDataset</td><td>0</td><td>0</td></tr><tr><td>fileName</td><td>Enter Filename to save plot</td><td>&quot;Enter Filename to save plot&quot;</td></tr><tr><td>viewPlot</td><td>true</td><td>true</td></tr><tr><td>savePlot</td><td>false</td><td>false</td></tr></table> <h2>IN2</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>Destination_Name</td><td>&quot;ARM8_1_In&quot;</td><td>&quot;&quot;ARM8_1_In&quot;&quot;</td></tr><tr><td>Destination_Type</td><td>Global</td><td>Global</td></tr></table> <h2>Utilization</h2><table border="1"><tr><td><b>Parameter</b></td><td><b>Expression</b></td><td><b>Value</b></td></tr><tr><td>Block_Documentation</td><td>Enter User Documentation Here</td><td>Enter User Documentation Here</td></tr><tr><td>fillOnWrapup</td><td>true</td><td>true</td></tr><tr><td>legend</td><td>1mean,1max</td><td>1mean,1max</td></tr><tr><td>startingDataset</td><td>0</td><td>0</td></tr><tr><td>fileName</td><td>Enter Filename to save plot</td><td>&quot;Enter Filename to save plot&quot;</td></tr><tr><td>viewPlot</td><td>true</td><td>true</td></tr><tr><td>savePlot</td><td>false</td><td>false</td></tr></table>

Click here to view the pdf